

Energy saving off-line high voltage converter

WPERTIB STATES

Features

- 800 V avalanche-rugged power MOSFET allowing ultra wide VAC input range to be covered
- Embedded HV startup and sense-FET
- Current mode PWM controller
- · Drain current limit protection:
 - 370 mA (VIPER113B)
 - 480 mA (VIPER114B)
- Wide supply voltage range: 4.5 V to 30 V
- Minimized system input power consumption:
 - Less than 10 mW @ 230 V_{AC} in no-load condition
 - Less than 400 mW @ 230 V_{AC} with 250 mW load
- Jittered switching frequency reduces the EMI filter cost:
- 60 kHz ± 7% (type L)
- Embedded E/A with 1.2 V reference
- Protections with automatic restart: overload/short-circuit (OLP), line or output OVP, V_{CC} clamp
- Pulse-skip protection to prevent flux-runaway
- Embedded thermal shutdown
- · Built-in soft-start for improved system reliability



Product status link


VIPER11B

Applications

- Low power SMPS for home appliances, home automation, industrial, consumers, lighting
- Low power adapters

SUSTAINABLE TECHNOLOGY

Figure 1. Basic application schematic




Description

The VIPER11B is a high voltage converter smartly integrating an 800 V avalancherugged power MOSFET with PWM current mode control. The power MOSFET with 800 V breakdown voltage allows the extended input voltage range to be applied, as well as the size of the DRAIN snubber circuit to be reduced. This IC meets the most stringent energy-saving standards as it has very low consumption and operates in pulse frequency modulation under light load. The design of flyback, buck and buck boost converters is supported. The integrated HV startup, sense-FET, error amplifier and oscillator with jitter allow a complete application to be designed with the minimum number of components.



1 Pin setting

Figure 2. Connection diagram



AMG181020161008MT

Table 1. Pin description

SSOP10	Name	Function				
1	GND	Ground and MOSFET source. Connection of source of the internal MOSFET and the return of the bias current of the device. All groundings of bias components must be tied to a trace going to this pin and kept separate from the pulsed current return.				
2	VCC	Controller supply. An external storage capacitor has to be connected across this pin and GND. The pin, internally connected to the high voltage current source, provides the VCC capacitor charging current at startup. A small bypass capacitor (0.1 μ F typ.) in parallel, placed as close as possible to the IC, is also recommended, for noise filtering purpose.				
3	DIS	Disable. If its voltage exceeds the internal threshold V_{DIS_th} (1.2 V typ.) for more than t_{DEB} time (1 ms, typ.), the PWM is disabled for $t_{DIS_RESTART}$ (500 msec, typ.) in auto-restart mode, resuming normal operation as soon as V_{DIS} falls below V_{DIS_th} . An input overvoltage protection can be built by connecting a voltage divider between the DIS pin and the rectified mains. In case of non-isolated topologies, with the same principle an output overvoltage protection can be implemented. If the disable function is not required, the DIS pin must be soldered to GND, which excludes the function.				
4	FB	Direct feedback. It is the inverting input of the internal transconductance E/A, which is internally referenced to 1.2 V with respect to GND. In case of non-isolated converter, the output voltage information is directly fed into the pin through a voltage divider. In case of primary regulation, the FB voltage divider is connected to the VCC. The E/A is disabled soldering FB to GND.				
5 COMP GND to achieve stability at feedback, the internal E/A		Compensation. It is the output of the internal E/A. A compensation network is placed between this pin and GND to achieve stability and good dynamic performance of the control loop. In case of secondary feedback, the internal E/A must be disabled and the COMP directly driven by the optocoupler to control the DRAIN peak current setpoint.				
6 to 10	DRAIN	MOSFET drain. The internal high voltage current source sinks current from this pin to charge the VCC capacitor at startup and during steady-state operation. These pins are mechanically connected to the internal metal PAD of the MOSFET in order to facilitate heat dissipation. On the PCB, copper area must be placed under these pins in order to decrease the total junction-to-ambient thermal resistance thus facilitating the power dissipation.				

DS14807 - Rev 1 page 2/36



2 Electrical and thermal ratings

Table 2. Absolute maximum ratings

Symbol	Pin	Parameter (1) (2)	Min.	Max.	Unit
V _{DS}	6 to 10	Drain-to-source (ground) voltage		800	V
I _{DRAIN}	6 to 10	Pulsed drain current (pulse-width limited by SOA)		2	Α
V _{CC}	2	VCC voltage	-0.3	Internally limited	V
Icc	2	VCC internal Zener current (pulsed)		45 ⁽³⁾	mA
V _{DIS}	3	DIS voltage	-0.3	5 (4)	V
V _{FB}	4	FB voltage	-0.3	5 (4)	V
V _{COMP}	5	COMP voltage	-0.3	5 (4)	V
P _{TOT}		Power dissipation @ T _{amb} < 50 °C		1 (5)	W
T _J		Junction temperature operating range	-40	150	°C
T _{STG}		Storage temperature	-55	150	°C

- 1. Stresses beyond those listed absolute maximum ratings may cause permanent damage to the device.
- 2. Exposure to absolute-maximum-rated conditions for extended periods may affect the device reliability.
- 3. Pulse-width limited by maximum power dissipation, PTOT.
- 4. The AMR value is intended when $VCC \ge 5 \text{ V}$, otherwise the value VCC + 0.3 V has to be considered.
- 5. When mounted on a standard single side FR4 board with 100 mm² (0.1552 inch) of Cu (35 µm thick).

Table 3. Thermal data

Symbol	Parameter	Max. value	Unit
R _{TH-JC}	Thermal resistance junction to case (1)	10	°C/W
R _{TH-JA}	Thermal resistance junction ambient ⁽¹⁾ (Dissipated power = 1 W)	155	°C/W
R _{TH-JC}	Thermal resistance junction to case ⁽²⁾ (Dissipated power = 1 W)	5	°C/W
R _{TH-JA}	Thermal _{resistance} junction ambient ⁽²⁾ (Dissipated power = 1 W)	95	°C/W

- 1. When mounted on a standard single side FR4 board with minimum copper area.
- 2. When mounted on a standard single side FR4 board with 100 mm2 (0.155 sq in) of Cu (35 μm thick).

DS14807 - Rev 1 page 3/36






Figure 3. $R_{thJA}/(R_{thJA}@A = 100 \text{ mm}^2)$

Table 4. Avalanche characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{AR}	Avalanche current	Pulse-width limited by T _{Jmax} Repetitive and non-repetitive.			0.8	Α
E _{AS} Single pulse avalanche energy		$I_{AS} = I_{AR} V_{DS} = 100 \text{ V Starting T}_{J} = 25 \text{ °C}$			1	mJ

1. Parameter derived by characterization.

DS14807 - Rev 1 page 4/36



2.1 Electrical characteristics

 T_{j} = -40 to 125 °C, V_{CC} = 9 V (unless otherwise specified).

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	Proakdown voltogo	I _{DRAIN} = 1 mA	800			V
V _{BVDSS}	Breakdown voltage	V _{COMP} = GND T _J = 25 °C	800			V
1	Drain source leakage surrent	V _{DS} = 400 V			1	μА
I _{DSS}	Drain-source leakage current	V _{COMP} = GND T _J = 25 °C				
1	OFF-state drain current	V _{DRAIN} = max. rating t			45	
I _{OFF}	OFF-State drain current	V _{COMP} = GND T _J = 25 °C				
D / ·	Static drain-source ON- resistance	I _{DRAIN} = 295 mA T _J = 25 °C			17	0
R _{DS(on)}		I_{DRAIN} = 295 mA T_J = 125 °C			34	Ω

DS14807 - Rev 1 page 5/36



Table 6. Supply section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
High voltage	start-up current source	•		'	'	
V _{BVDSS_SU}	Breakdown voltage of start-up MOSFET	T _J = 25 °C	800			V
V _{HV_START}	Drain-source start-up voltage				26	V
		V _{DRAIN} = 400 V				
R_G	Start-up resistor	V _{DRAIN} = 600 V	28	34	40	ΜΩ
		V _{FB} > V _{FB_REF}				
1	VCC abouting a surrout at startur	V _{DRAIN} = 100 V	0.7	4	4.0	
I _{CH1}	VCC charging current at startup	V _{CC} = 0 V	0.7	1	1.3	
1	VOO ale ancie a constant at at at at a	V _{FB} > V _{FB_REF} V _{DRAIN} = 100 V		3	4	1
I _{CH2}	VCC charging current at startup	V _{CC} = 6 V	2			mA
. (1)	Max. VCC charging current in self-supply	V _{FB} > V _{FB_REF} V _{DRAIN} =100 V	0.5	7.5	0.5	
I _{CH3} ⁽¹⁾		V _{CC} = 6 V	6.5	7.5	8.5	
IC supply an	d consumptions					
V _{CC}	Operating voltage range	V _{GND} = 0 V	4.5		30	V
V _{CCclamp}	Clamp voltage	I _{CC} = I _{clamp_max}	30	32.5	35	V
I _{clamp max}	Clamp shutdown current	(2)	30	35	40	mA
t _{clamp max}	Clamp time before shutdown		325	500	675	μs
.,		V _{FB} = 1.2 V				
V _{CCon}	V _{CC} start-up threshold	V _{DRAIN} = 400 V	15	16	17	V
V _{CSon}	HV current source turn-on threshold	V _{CC} falling	4	4.25	4.5	V
		V _{FB} = 1.2 V				
V_{CCoff}	UVLO	V _{DRAIN} = 400 V	3.75	4	4.25	V
Iq	Quiescent current	Not switching V _{FB} > V _{FB_REF}		0.3	0.45	mA
		V _{DS} = 150 V				
I _{CC}	Operating supply current, switching	V _{COMP} = 1.2 V F _{OSC} = 60 kHz 1.251.5		1.25	1.5	mA

^{1.} Current supplied during the main MOSFET OFF time only.

DS14807 - Rev 1 page 6/36

^{2.} Parameter assured by design and characterization.



Table 7. Controller section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
E/A						
V_{FB_REF}	Reference voltage		1.17 5	1.2	1.225	V
V _{FB_DIS}	E/A disable voltage		150	180	210	mV
I _{FB PULL UP}	Pull-up current		0.9	1	1.1	μA
G _M	Transconductance	$V_{COMP} = 1.5 V$ $V_{FB} > V_{FB_REF}$	350	500	650	μΑ/\
I _{COMP1}	Max. source current	V _{COMP} = 1.5 V V _{FB} = 0.5 V	75	100	125	μA
I _{COMP2}	Max. sink current	V _{FB} = 2 V V _{COMP} = 1.5 V	75	100	125	μA
R _{COMP(DYN)}	Dynamic resistance	$V_{COMP} = 2.7 V$ $V_{FB} = GND$	55	65	75	kΩ
H _{COMP}	Δ _{VCOMP} / Δ _{IDRAIN}	VIPer113* VIPer114*	5.9		10.5	V/A
V _{COMPH}	Current limitation threshold			3		V
V _{COMPL}	PFM threshold			0.8		V
OLP and timi	ing					
		T _J = 25 °C VIPER11 3 *	350	370	389	
I _{DLIM}	Drain current limitation	T _J = 25 °C VIPER11 4 *	465	480	504	mA
l ² f	Power coefficient	I _{DLIM_TYP} ² x F _{OSC_TYP}	0.9 ·I ² f	l ² f	1.1 ·I ² f	A ² ·k
1	Drain current limitation at light load	T _J = 25 °C V _{COMP} = V _{COMPL} VIPER113* (1)	75	100	135	0
I _{DLIM_} PFM		T _J = 25 °C V _{COMP} = V _{COMPL} VIPER11 4 * (1)	90	115	140	mA
V _{DISth}	Disable threshold voltage	$V_{CC} = 9 V$ $V_{COMP} = 1 V V_{FB} = V_{FB_REF}$	1.15	1.2	1.25	V
t _{DIS}	Debounce time before DIS protection tripping		0.65	1	1.35	ms
t _{DIS_RESTART}	Restart time after DIS protection tripping		325	500	675	ms
t _{OVL}	Overload delay time		45	50	55	ms
t _{OVL_MAX}	Max. overload delay time	VIPER11*L F _{OSC} = F _{OSC MIN}	180	200	220	ms
t _{SS}	Soft-start time		6	8	11	ms
t _{ON_MIN}	Minimum turn-on time	$V_{CC} = 9 V$ $V_{COMP} = 1 V V_{FB} = V_{FB_REF}$	250	300	350	ns
t _{RESTART}	Restart time after fault		0.65	1	1.35	s
Oscillator					-	
Fosc	Switching frequency	T _J = 25 °C VIPER11*L	54	60	66	kHz

DS14807 - Rev 1 page 7/36




Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
F _{OSC_MIN}	Minimum switching frequency	$T_{J} = 25 ^{\circ}\text{C}^{(2)}$	13.5	15	16.5	kHz
F _D	Modulation depth	(3)		±7 F _{OSC}		%
F _M	Modulation frequency	(3)		260		Hz
D _{MAX}	Max. duty cycle	(3)	70		80	%
Thermal shutdown						
T _{SD}	Thermal shutdown temperature	(3)	150	160		°C


- 1. see Section 4.10: Pulse frequency modulation
- 2. see Section 4.7: Pulse-skipping
- 3. Parameter assured by design and characterization.


DS14807 - Rev 1 page 8/36





Typical electrical characteristics


















DS14807 - Rev 1 page 9/36



















DS14807 - Rev 1 page 10/36







R_{DS(on)} (norm)

2


R_{DS(on)} /(R_{DS(on)} @25°C)


1.5


1

0.5

-50 -25 0 25 50 75 100 125 T_i (°C)







DS14807 - Rev 1 page 11/36

120 135 150

ADG221220161303MT








Figure 22. SOA SSOP10 package



 * When mounted on a standard single side FR4 board with 50 mm^2 (0.077 sq in) of Cu (35 μm thick).

Figure 23. Maximum avalanche energy vs T_J E_{AS}/(E_{AS}@ 25℃) 0.8 0.6 0.4 0.2

T_j (℃)



0 15 30 45 60 75 90 105


DS14807 - Rev 1 page 12/36



4 General description

4.1 Block diagram

Figure 25. Block diagram



4.2 Typical power capability

Table 8. Typical power

	Vi	n: 230 V _{AC}	Vin: 85-265 V _{AC}		
Adapter ⁽¹⁾		Open frame ⁽²⁾	Adapter	Open frame	
	10 W	12 W	6 W	7 W	

- 1. Typical continuous power in non-ventilated enclosed adapter measured at 50 °C ambient.
- 2. Maximum practical continuous power in an open frame design at 50 °C ambient, with adequate heat-sinking.

4.3 Primary MOSFET

The primary switch is implemented with an avalanche-rugged N-channel MOSFET with minimum breakdown voltage 800 V, V_{BVDSS} , and maximum on-resistance of 17 Ω , $R_{DS(on)}$. The sense-FET is embedded and it allows a virtually lossless current sensing.

The MOSFET gate driver controls the gate current during both turn-on and turn-off in order to minimize EMI.

Under UVLO conditions the embedded pull-down circuit holds the gate low in order to ensure that the MOSFET cannot be turned on accidentally.

DS14807 - Rev 1 page 13/36



4.4 High voltage startup


The embedded high voltage startup includes both the 800V-rated auxiliary N-channel power MOSFET, whose gate is biased through the resistor R_G , and the switchable HV current source, delivering the current I_{HV} . The major portion of I_{HV} , (I_{CH}), charges the capacitor connected to VCC. A minor portion is sunk by the controller block.

At startup, as the voltage across the DRAIN pin exceeds the V_{HV_START} threshold, the HV current source is turned on, charging linearly the C_S capacitor. At the very beginning of the startup, when Cs is fully discharged, the charging current is low, I_{CH1} , in order to avoid IC damaging in case VCC is accidentally shorted to GND. As V_{CC} exceeds 1 V, I_{CH} is increased to I_{CH2} in order to speed up the charging of C_S .

As V_{CC} reaches the start-up threshold V_{CCon} the chip starts operating, the primary MOSFET is enabled to switch, the HV current source is disabled and the device is powered by the energy stored in the C_S capacitor.

In steady-state the IC can be supplied from the output (in case of non-isolated topologies) or through an auxiliary winding (in case of isolated topologies), as shown in Figure 26.

Figure 26. IC supply modes



AMG181020161007MT

In external supply the HV current source is always kept off by maintaining the V_{CC} above V_{CSon} . In this case the residual consumption is given by the power dissipated on RG, calculated as follows:

$$Pd = \frac{V_{INDC}^2}{R_G} \tag{1}$$

At the nominal input voltage, 230 V_{AC} , the typical consumption (R_G = 34 $M\Omega$) is 3.2 mW and the worst-case consumption (R_G = 28 $M\Omega$) is 3.9 mW.

When the IC is disconnected from the mains, or there is a mains interruption, for some time the converter keeps on working, powered by the energy stored in the input bulk capacitor. When it is discharged below a critical value, the converter is no longer able to keep the output voltage regulated. During the power down, when the DRAIN voltage becomes too low, the HV current source (I_{HV}) remains off and the IC is stopped as soon as the V_{CC} drops below the UVLO threshold, V_{CCoff} .

DS14807 - Rev 1 page 14/36




Figure 27. Power-ON and power-OFF

4.5 Soft-start

The internal soft-start function of the device progressively increases the cycle-by-cycle current limitation set point from zero up to I_{DLIM} in 8 steps. The soft-start time, t_{SS} , is internally set at 8 ms. This function is activated at any attempt of converter startup and at any restart after a fault event. The feature protects the system at startup, when the converter would run at its maximum drain current limitation because the output capacitor is fully discharged and behaves like a short-circuit.




Figure 28. Soft startup

DS14807 - Rev 1 page 15/36



4.6 Oscillator

The IC embeds a fixed frequency oscillator (F_{OSC} = 60kHz, typ. value) with jittering feature. The switching frequency is modulated by approximately \pm 7% kHz F_{OSC} at 260 Hz rate. The purpose of the jittering is to get a spread-spectrum action that distributes the energy of each harmonic of the switching frequency over a number of frequency bands, having the same energy on the whole but smaller amplitudes. This helps to reduce the conducted emissions, especially when measured with the average detection method or, which is the same, to pass the EMI tests with an input filter of smaller size than that needed in absence of jittering feature.

4.7 Pulse-skipping

The IC embeds a pulse-skip circuit that operates in the following ways:

- each time the DRAIN peak current exceeds I_{DLIM} level within t_{ON_MIN}, the switching cycle is skipped. The
 cycles can be skipped until the minimum switching frequency is reached, F_{OSC MIN} (15 kHz).
- each time the DRAIN peak current does not exceed I_{DLIM} within t_{ON_MIN}, a switching cycle is restored. The
 cycles can be restored until the nominal switching frequency is reached, F_{OSC} (60 kHz).

The protection is intended to avoid the so called "flux-runaway" condition often present at converter startup and due to the fact that the primary MOSFET, which is turned on by the internal oscillator, cannot be turned off before than the minimum on-time.

During the on-time, the inductor is charged by the input voltage and if it cannot be discharged by the same amount during the off-time, in every switching cycle there is a net increase of the average inductor current, that can reach dangerously high values until the output capacitor is not charged enough to ensure the inductor discharge rate needed for the volt-second balance. This condition may happen at converter startup, because of the low output voltage.

In the following Figure 29 the effect of pulse-skipping feature on the DRAIN peak current shape is shown (solid line), compared with the DRAIN peak current shape when pulse-skipping feature is not implemented (dashed line). Providing more time for cycle-by-cycle inductor discharge when needed, this feature is effective by keeping low the maximum DRAIN peak current avoiding the flux-runaway condition.




Figure 29. Pulse-skipping during startup

DS14807 - Rev 1 page 16/36



4.8 Direct feedback

The IC embeds a transconductance type error amplifier (E/A) whose inverting input, ground reference and output are FB and COMP, respectively. The internal reference voltage of the E/A is V_{FB_REF} (1.2 V typical value referred to GND). In non-isolated topologies this tightly regulates positive output voltages through a simple voltage divider applied to the output voltage terminal, FB and GND.

The E/A output is scaled down and fed into the PWM comparator, where it is compared to the voltage across the sense resistor in series to the sense-FET, thus setting the cycle-by-cycle drain current limitation.

An R-C network connected on the output of the E/A (COMP) is usually used to stabilize the overall control loop.

The FB is provided with an internal pull-up to prevent a wrong IC behavior when the pin is accidentally left floating.

The E/A is disabled if the FB voltage is lower than $V_{FB\ DIS}$ (200 mV, typ.).

4.9 Secondary feedback

When a secondary feedback is required, the internal E/A has to be disabled shorting FB to GND ($V_{FB} < V_{FB_DIS}$). With this setting, COMP is internally connected to a pre-regulated voltage through the pull-up resistor $R_{COMP(DYN)}$ and the voltage across COMP is set by the current sunk.

This allows the output voltage value to be set through an external error amplifier (TL431 or similar) placed on the secondary side, whose error signal is used to set the DRAIN peak current setpoint corresponding to the output power demand. If isolation is required, the error signal must be transferred through an optocoupler, with the phototransistor collector connected across COMP and GND.

4.10 Pulse frequency modulation

If the output load is decreased, the feedback loop reacts lowering the V_{COMP} voltage, which reduces the DRAIN peak current setpoint, down to the minimum value of $I_{DLIM\ PFM}$ when the V_{COMPL} threshold is reached.

If the load is furtherly decreased, the DRAIN peak current value is maintained at I_{DLIM_PFM} and some PWM cycles are skipped. This kind of operation is referred to as "pulse frequency modulation" (PFM), the number of the skipped cycles depends on the balance between the output power demand and the power transferred from the input. The result is an equivalent switching frequency which can go down to some hundreds Hz, thus reducing all the frequency-related losses.

This kind of operation, together with the extremely low IC quiescent current, allows very low input power consumption in no-load and light load, while the low DRAIN peak current value, I_{DLIM_PFM} , prevents any audible noise which could arise from low switching frequency values. When the load is increased, V_{COMP} increases and PFM is exited. V_{COMP} reaches its maximum at V_{COMPH} and corresponding to that value, the DRAIN current limitation (I_{DLIM}) is reached.

4.11 Overload protection

To manage the overload condition, the IC embeds the following main blocks: the OCP comparator to turn off the power MOSFET when the drain current reaches its limit (I_{DLIM}), the up and down OCP counter to define the turnoff delay time in case of continuous overload (t_{OVL} = 50 ms typ.) and the timer to define the restart time after protection tripping ($t_{RESTART}$ = 1 s typ.).

In case of short-circuit or overload, the control level on the inverting input of the PWM comparator is greater than the reference level fed into the inverting input of the OCP comparator. As a result, the cycle-by-cycle turn-off of the power switch is triggered by the OCP comparator instead of PWM comparator. Every cycle where this condition is met, the OCP counter is incremented. If the converter is definitively operated at F_{OSC_MIN} , (see Section 4.7: Pulse-skipping), the IC is turned off after the time t_{OVL_MAX} (200 ms typ.) and then automatically restarted with soft-start phase, after $t_{RESTART}$.

The OLP management prevents IC from operating indefinitely at I_{DLIM} and the low repetition rate of the restart attempts of the converter avoids IC overheating in case of repeated fault events.

After the fault removal, the IC resumes working normally. If the fault is removed earlier than the protection tripping (before t_{OVL}), the t_{OVL} -counter is decremented on a cycle-by-cycle basis down to zero and the protection is not tripped. If the fault is removed during $t_{RESTART}$, the IC waits for the $t_{RESTART}$ period has elapsed before resuming switching.

DS14807 - Rev 1 page 17/36



In fault condition V_{CC} ranges between V_{CSon} and $V_{CCon levels}$, due to the periodical activation of the HV current source recharging the VCC capacitor.




Figure 30. Short-circuit condition

4.12 VCC clamp protection

This protection can occur when the IC is supplied by auxiliary winding or diode from the output voltage, when an output overvoltage produces an increase of V_{CC} .

If V_{CC} reaches the clamp level $V_{CCclamp}$ (30 V, min. referred to GND) the current injected into the pin is monitored and if it exceeds the internal threshold I_{clamp_max} (30 mA, typ.) for more than t_{clamp_max} (500 μ s, typ.), the PWM is disabled for $t_{RESTART}$ (1 s, typ.) and then activated again in soft-start phase. The protection is disabled during the soft-start time.

4.13 Disable function

When the voltage across the DIS pin exceeds the internal threshold V_{DIS_th} (1.2 V typ.), a time filter t_{DIS} (1 msec, typ.) is activated. If, at the end of t_{DIS} , the condition is no more met, the occurrence of a temporary disturbance is assumed and the IC continues to work normally; otherwise, a fault condition is recognized and the IC is disabled in auto-restart for $t_{DIS_RESTART}$ (500 msec, typ.). When V_{DIS} falls below V_{DIS_th} , the IC completes the current $t_{DIS_RESTART}$, then resumes normal operation. During the fault, the VCC voltage is maintained between V_{CSOn} and V_{CCON} through the HV current source periodical activation. A simple input overvoltage protection can be realized by connecting a voltage divider between the DIS pin and the rectified mains, as shown in Figure 31.

DS14807 - Rev 1 page 18/36

CBULK

RH

CS

FB

CONTROL

GND

GIPD091120151408MT

Figure 31. Connection for input overvoltage protection (isolated or non-isolated topologies)

In case of non-isolated topologies, with the same principle an output overvoltage protection can be implemented, as shown in Figure 32. If the Disable function is not required, DIS pin must be soldered to GND, which excludes the function.




Figure 32. Connection for output overvoltage protection (non-isolated topologies)

DS14807 - Rev 1 page 19/36

If V_{OVP} is the desired input/output overvoltage threshold, the resistors RH and RL of the voltage divider are to be selected according to the following formula:

$$RH = (V_{OVP}/V_{DIS\ th} - 1) \times RL \tag{2}$$

The power dissipation associated to the DIS network is:

$$P_{DIS}(V_{IN}) = P_{RH} + P_{RL} = \frac{(V_{IN} - V_{DIS})2}{R_H} + \frac{V_{DIS}2}{R_L}$$
(3)

in case of connection for the input overvoltage detection and

$$P_{DIS}(V_{OUT}) = P_{RH} + P_{RL} = \frac{(V_{OUT} - V_{DIS})2}{R_H} + \frac{V_{DIS}2}{R_L}$$
 (4)


in case of connection for the output overvoltage detection.

4.14 Auto-restart

When a fault occurs, the PWM is disabled in auto-restart until the fault is removed. This means that:

- 1. PWM stops switching for a restart time, namely:
- t_{RESTART} (1 sec, typ.), in case the fault is one of the following: overload/short-circuit, V_{CC} clamp, overtemperature.
- t_{DIS RESTART} (0.5 sec, typ.), in case the fault is triggered at the DIS pin (input/output overvoltage).
- 2. At the end of restart time:
- if the fault is still present, the protection is tripped in the same way after a debounce time, namely:
- t_{SS} + t_{OVL} (8 + 50 msec, typ.) in case the fault is overload/short-circuit;
- t_{clamp max} (0.5 msec, typ.) in case the fault is V_{CC} clamp;
- t_{DIS} (1 msec, typ) in case the fault is triggered at the DIS pin (input/output overvoltage);
- 1 switching cycle in case the fault is overtemperature;
- if the fault is no longer present, normal operation is restored, as shown in Figure 33.
- 3. During restart time, the HV generator is activated periodically, maintaining V_{CC} between V_{CSon} and V_{CCon}.

Figure 33. Protection timing diagram with auto-restart option



DS14807 - Rev 1 page 20/36

4.15 Thermal shutdown

If the junction temperature becomes higher than the internal threshold T_{SD} (160 °C, typ.), the PWM is disabled. After $t_{RESTART}$ time, a single switching cycle is performed, during which the temperature sensor embedded in the power MOSFET section is checked. If a junction temperature above T_{SD} is still measured, the PWM is maintained disabled for $t_{RESTART}$ time, otherwise it resumes switching with soft-start phase.

During $t_{RESTART}$ V_{CC} is maintained between V_{CSon} and V_{CCon} levels by the HV current source periodical activation. Such a behavior is summarized in below figure:




Figure 34. Thermal shutdown timing diagram

GIPD270420151404MT

DS14807 - Rev 1 page 21/36



5 Application information

5.1 Typical schematics

Figure 35. Flyback converter (non-isolated)





Figure 36. Flyback converter with line OVP (non-isolated)




DS14807 - Rev 1 page 22/36



AMG181020161002MT

Figure 37. Flyback converter (isolated)

Figure 38. Primary side regulation isolated flyback converter



DS14807 - Rev 1 page 23/36



Daux

VCC

DRAIN

FB

COMP

DIS

GND

Dout


Cout

Cout

AMG181020161003MT

Figure 39. Buck converter (positive output)

Figure 40. Buck-boost converter (negative output)



DS14807 - Rev 1 page 24/36





5.2 Energy saving performance

The VIPER11B allows designing applications to be compliant with the most stringent energy saving regulations. In order to show the typical performance, the active mode average efficiency and the efficiency at 10% of the rated output power of a 5 V/1.6 A non isolated flyback and 5 V/360 mA buck converters adopting VIPER11B, have been measured and are reported in Table 9. Power supply efficiency, $V_{OUT} = 5 \text{ V}$. In addition, no-load and light load consumptions are shown respectively in Figure 41 and Figure 42 (non isolated flyback); and in Figure 43 and Figure 44 (Buck).

Parameter	V _{IN} [V _{AC}]	10 % output load efficiency [%]	Active mode average efficiency [%] Pin	Pin @ no-load [mW]
Flybook pop igo 5 \//1 6 A	115	78.3	78.5	3.9
Flyback non iso 5 V/1.6 A	230	71.4	79.4	8.2
Duels 5 1//200 m A (1)	115	73.9	71.6	12.1
Buck 5 V/360 mA (1)	230	69.1	69.8	16.2

Table 9. Power supply efficiency, $V_{OUT} = 5 \text{ V}$





DS14807 - Rev 1 page 25/36

^{1. 5} mW bleeder connected at the output.



Figure 43. P_{IN} versus V_{IN} in no-load non isolated buck converter (5 V/360 mA)





Figure 44. P_{IN} versus V_{IN} in light load non isolated buck converter (5 V/360 mA)



DS14807 - Rev 1 page 26/36



5.3 Layout guidelines and design recommendations

A proper printed circuit board layout ensures the correct operation of any switch-mode converter and this is true for the VIPer as well. The main reasons to have a proper PCB layout are:

- Providing clean signals to the IC, ensuring good immunity against external and switching noises.
- Reducing the electromagnetic interferences, both radiated and conducted, to pass the EMC tests more easily.

If the VIPer is used to design a SMPS, the following basic rules should be considered:


- Separating signal from power tracks. Generally, traces carrying signal currents should run far from others carrying pulsed currents or with fast swinging voltages. Signal ground traces should be connected to the IC signal ground, GND, using a single "star point", placed close to the IC. Power ground traces should be connected to the IC power ground, GND. The compensation network should be connected to the COMP, maintaining the trace to GND as short as possible. In case of two-layer PCB, it is a good practice to route signal traces on one PCB side and power traces on the other side.
- **Filtering sensitive pins.** Some crucial points of the circuit need or may need filtering. A small highfrequency bypass capacitor to GND might be useful to get a clean bias voltage for the signal part of the IC and protect the IC itself during EFT/ESD tests. A low ESL ceramic capacitor (a few hundreds pF up to 0.1 µF) should be connected across VCC and GND, placed as close as possible to the IC. With flyback topologies, when the auxiliary winding is used, it is suggested to connect the VCC capacitor on the auxiliary return and then to the main GND using a single track.
- **Keeping power loops as confined as possible.** The area circumscribed by current loops where high pulsed current flow should be minimized to reduce its parasitic self-inductance and the radiated electromagnetic field. As a consequence, the electromagnetic interferences produced by the power supply during the switching are highly reduced. In a flyback converter the most critical loops are: the one including the input bulk capacitor, the power switch, the power transformer, the one including the snubber, the one including the secondary winding, the output rectifier and the output capacitor. In a buck converter the most critical loop is the one including the input bulk capacitor, the power switch, the power inductor, the output capacitor and the free-wheeling diode.
- Reducing line lengths. Any wire acts as an antenna. With the very short rise times exhibited by EFT pulses, any antenna can receive high voltage spikes. By reducing line lengths, the level of received radiated energy is reduced, and the resulting spikes from electrostatic discharges are lower. This also keeps both resistive and inductive effects to a minimum. In particular, all traces carrying high currents, especially if pulsed (tracks of the power loops) should be as short and wide as possible.
- Optimizing track routing. As levels of pickup from static discharges are likely greater near the edges of the board, it is wise to keep any sensitive lines away from these areas. Input and output lines often need to reach the PCB edge at some stage, but they can be routed away from the edge as soon as possible where applicable. Since vias are to be considered inductive elements, it is recommended to minimize their number in the signal path and avoid them in the power path.
- **Improving thermal dissipation.** An adequate copper area has to be provided under the DRAIN pins as heatsink, while it is not recommended to place large copper areas on the GND.
- Low ambient temperature operation. For systems running at very low ambient temperature (below -25°C), it is recommended to select the VCC capacitor in the range 100nF 1uF, and to add a pull-down resistor in parallel, in the range 33 kohm 68 kohm.

DS14807 - Rev 1 page 27/36

Composition of the control of the co

Figure 45. Recommended routing for flyback converter

Figure 46. Recommended routing for buck converter




DS14807 - Rev 1 page 28/36

6 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 SSOP10 package information

Figure 47. SSOP10 package outline



DS14807 - Rev 1 page 29/36




Table 10. SSOP10 mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
Α			1.75	
A1	0.10		0.25	
A2	1.25			
b	0.31		0.51	
С	0.17		0.25	
D	4.80	4.90	5	
E	5.80	6	6.20	
E1	3.80	3.90	4	
е		1		
h	0.25		0.50	
L	0.40		0.90	
K	0°		8°	

Figure 48. SSOP10 recommended footprint

DIMENSIONS IN mm



8140761_rev2_footprint

DS14807 - Rev 1 page 30/36



7 Order code

Table 11. Order code

Order code	I _{DLIM} (OCP)	F _{OSC} ± jitter	Package
VIPER113BLS(TR)	370 mA	60 kHz ± 7%	SSOP10 tube (tape and reel)
VIPER114BLS(TR)	480 mA	00 KIZ ± 7 /0	330F 10 tube (tape and reel)

DS14807 - Rev 1 page 31/36



Revision history

Table 12. Document revision history

Date	Version	Changes
31-Mar-2025	1	Initial release.

DS14807 - Rev 1 page 32/36



Contents

1	Pin s	setting	2	
2	Elect	trical and thermal ratings	3	
	2.1	Electrical characteristics	5	
3	Туріс	cal electrical characteristics	9	
4	Gene	General description		
	4.1	Block diagram	13	
	4.2	Typical power capability	13	
	4.3	Primary MOSFET	13	
	4.4	High voltage startup	14	
	4.5	Soft-start	15	
	4.6	Oscillator	16	
	4.7	Pulse-skipping	16	
	4.8	Direct feedback	17	
	4.9	Secondary feedback	17	
	4.10	Pulse frequency modulation	17	
	4.11	Overload protection	17	
	4.12	VCC clamp protection	18	
	4.13	Disable function	18	
	4.14	Auto-restart	20	
	4.15	Thermal shutdown	21	
5	Appl	ication information	22	
	5.1	Typical schematics	22	
	5.2	Energy saving performance	25	
	5.3	Layout guidelines and design recommendations	27	
6	Pack	age information	29	
	6.1	SSOP10 package information	29	
7	Orde	r code	31	
Rev	ision	history	32	
List	of tab	lles	34	
List	of fig	ures	35	



List of tables

Table 1.	Pin description	2
	Absolute maximum ratings	
	Thermal data	
	Avalanche characteristics	
Table 5.	Power section	5
Table 6.	Supply section	6
Table 7.	Controller section	7
Table 8.	Typical power	3
Table 9.	Power supply efficiency, V _{OUT} = 5 V	5
Table 10.	SSOP10 mechanical data	C
Table 11.	Order code	1
Table 12.	Document revision history	2



List of figures

Figure 1.	Basic application schematic	
Figure 2.	Connection diagram	
Figure 3.	$R_{thJA}/(R_{thJA}@A = 100 \text{ mm}^2)$	
Figure 4.	I _{DLIM} vs T _J	. 9
Figure 5.	F _{OSC} vs T _J	. 9
Figure 6.	V _{HV START} vs T _J	. 9
Figure 7.	$V_{FB}^{REF}vsT_{J}\ldots\ldots\ldots\ldots\ldots\ldots\ldots$. 9
Figure 8.	Quiescent current I _a vs T _J	. 9
Figure 9.	Operating current I _{CC} vs T _J	. 9
Figure 10.	I _{CH1} vs T _J	
Figure 11.	I _{CH1} vs V _{DRAIN}	
Figure 12.	I _{CH2} vs T _J	
Figure 13.	I _{CH2} vs V _{DRAIN}	
Figure 14.	I _{CH3} vs T _J	
Figure 15.	I _{CH3} vs V _{DRAIN}	
Figure 16.	G _M vs T _J	
Figure 17.	I _{COMP} vs T _J	
Figure 17.	$R_{DS(on)}$ vs T_J	
	Static drain-source on-resistance	
Figure 19.	V _{BVDSS} vs T _J	
Figure 20.		
Figure 21.	Output characteristic	
Figure 22.	Maximum avalanche energy vs T _J	
Figure 23.		
Figure 24. Figure 25.	Power MOSFET capacitance variation vs VDS @ VGS=0, f=1MHz	
Figure 25. Figure 26.	IC supply modes.	
Figure 27.	Power-ON and power-OFF.	
Figure 28.	Soft startup	
Figure 29.	Pulse-skipping during startup	
Figure 30.	Short-circuit condition	
Figure 31.	Connection for input overvoltage protection (isolated or non-isolated topologies)	
Figure 32.	Connection for output overvoltage protection (non-isolated topologies)	
Figure 33.	Protection timing diagram with auto-restart option	
Figure 34.	Thermal shutdown timing diagram	
Figure 35.	Flyback converter (non-isolated)	
Figure 36.	Flyback converter with line OVP (non-isolated)	22
Figure 37.	Flyback converter (isolated)	23
Figure 38.	Primary side regulation isolated flyback converter	23
Figure 39.	Buck converter (positive output)	24
Figure 40.	Buck-boost converter (negative output)	24
Figure 41.	P_{IN} versus V_{IN} in no-load non isolated flyback converter (5 V/1.6 A) $$	25
Figure 42.	P_{IN} versus V_{IN} in light load non isolated flyback converter (5 V/1.6 A) \ldots	25
Figure 43.	P _{IN} versus V _{IN} in no-load non isolated buck converter (5 V/360 mA)	26
Figure 44.	P _{IN} versus V _{IN} in light load non isolated buck converter (5 V/360 mA)	26
Figure 45.	Recommended routing for flyback converter	28
Figure 46.	Recommended routing for buck converter	28
Figure 47.	SSOP10 package outline	
Figure 48.	SSOP10 recommended footprint	30

DS14807 - Rev 1



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics – All rights reserved

DS14807 - Rev 1 page 36/36