# **Hex Non-Inverting 3-State Buffer**

The MC14503B is a hex non-inverting buffer with 3-state outputs, and a high current source and sink capability. The 3-state outputs make it useful in common bussing applications. Two disable controls are provided. A high level on the Disable A input causes the outputs of buffers 1 through 4 to go into a high impedance state and a high level on the Disable B input causes the outputs of buffers 5 and 6 to go into a high impedance state.

- 3-State Outputs
- TTL Compatible Will Drive One TTL Load Over Full Temperature Range
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Two Disable Controls for Added Versatility
- Pin for Pin Replacement for MM80C97 and 340097

# MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>) (Note 2.)

| Symbol                             | Parameter  | Value                         | Unit |
|------------------------------------|--|-------------------------------|------|
| V <sub>DD</sub>                    | DC Supply Voltage Range                            | -0.5 to +18.0                 | V    |
| V <sub>in</sub> , V <sub>out</sub> | Input or Output Voltage Range<br>(DC or Transient) | -0.5 to V <sub>DD</sub> + 0.5 | V    |
| I <sub>in</sub>                    | Input Current<br>(DC or Transient) per Pin         | ±10                           | mA   |
| l <sub>out</sub>                   | Output Current<br>(DC or Transient) per Pin        | ±25                           | mA   |
| P <sub>D</sub>                     | Power Dissipation,<br>per Package (Note 3.)        | 500                           | mW   |
| T <sub>A</sub>                     | Ambient Temperature Range                          | -55 to +125                   | °C   |
| T <sub>stg</sub>                   | Storage Temperature Range                          | -65 to +150                   | °C   |
| TL                                 | Lead Temperature<br>(8–Second Soldering)           | 260                           | ç    |

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \ or \ V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



#### ON Semiconductor

http://onsemi.com

#### MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648






SOIC-16 D SUFFIX CASE 751B





SOEIAJ-16 F SUFFIX CASE 966



= Assembly Location

WL, L = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Indicator

#### ORDERING INFORMATION

| Device      | Package                 | Shipping         |
|-------------|-------------------------|------------------|
| MC14503BCP  | 503BCP PDIP-16 2000/Box |                  |
| MC14503BD   | 4503BD SOIC-16 48/Ra    |                  |
| MC14503BDR2 | SOIC-16                 | 2500/Tape & Reel |
| MC14503BF   | SOEIAJ-16               | See Note 1.      |
| MC14503BFEL | SOEIAJ-16               | See Note 1.      |

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

#### **PIN ASSIGNMENT**


| DIS A             | 1 ● | 16 | D V <sub>DD</sub> |
|-------------------|-----|----|-------------------|
| IN 1              | 2   | 15 | DIS B             |
| OUT 1             | 3   | 14 | IN 6              |
| IN 2              | 4   | 13 | OUT 6             |
| OUT 2             | 5   | 12 | ] IN 5            |
| IN 3              | 6   | 11 | OUT 5             |
| оит з [           | 7   | 10 | ] IN 4            |
| V <sub>SS</sub> [ | 8   | 9  | OUT 4             |


# **TRUTH TABLE**

| In <sub>n</sub> | Appropriate<br>Disable<br>Input | Out <sub>n</sub>  |
|-----------------|---------------------------------|-------------------|
| 0               | 0                               | 0                 |
| 1               | 0                               | 1                 |
| Х               | 1                               | High<br>Impedance |

X = Don't Care

# **LOGIC DIAGRAM**





\*Diode protection on all inputs (not shown)

# **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

|  |                     | V                             | - 5                                       | 5°C                  |  | 25°C   |                      | 125                                       | 5°C                  |      |
|--|---------------------|-------------------------------|---|----------------------|--|--|----------------------|---|----------------------|------|
| Characteristic   | Symbol              | V <sub>DD</sub><br>Vdc        | Min                                       | Max                  | Min  | Тур (4.)                                       | Max                  | Min                                       | Max                  | Unit |
| Output Voltage "0" Le  | vel V <sub>OL</sub> | 5.0<br>10<br>15               | _<br>_<br>_                               | 0.05<br>0.05<br>0.05 | _<br>_<br>_                                | 0<br>0<br>0                                    | 0.05<br>0.05<br>0.05 | _<br>_<br>_                               | 0.05<br>0.05<br>0.05 | Vdc  |
| V <sub>in</sub> = V <sub>DD</sub> "1" Le   | vel V <sub>OH</sub> | 5.0<br>10<br>15               | 4.95<br>9.95<br>14.95                     | _<br>_<br>_          | 4.95<br>9.95<br>14.95                      | 5.0<br>10<br>15                                | _<br>_<br>_          | 4.95<br>9.95<br>14.95                     | _<br>_<br>_          | Vdc  |
| Input Voltage "0" Le<br>(V <sub>O</sub> = 3.6 or 1.4 Vdc)<br>(V <sub>O</sub> = 7.2 or 2.8 Vdc)<br>(V <sub>O</sub> = 11.5 or 3.5 Vdc)                 | vel V <sub>IL</sub> | 5.0<br>10<br>15               |   | 1.5<br>3.0<br>4.0    |  | 2.25<br>4.50<br>6.75                           | 1.5<br>3.0<br>4.0    |   | 1.5<br>3.0<br>4.0    | Vdc  |
| "1" Le<br>$(V_O = 1.4 \text{ or } 3.6 \text{ Vdc})$<br>$(V_O = 2.8 \text{ or } 7.2 \text{ Vdc})$<br>$(V_O = 3.5 \text{ or } 11.5 \text{ Vdc})$       | vel V <sub>IH</sub> | 5.0<br>10<br>15               | 3.5<br>7.0<br>11                          | _<br>_<br>_          | 3.5<br>7.0<br>11                           | 2.75<br>5.50<br>8.25                           | _<br>_<br>_          | 3.5<br>7.0<br>11                          | _<br>_<br>_          | Vdc  |
|  | ССЕ                 | 4.5<br>5.0<br>5.0<br>10<br>15 | - 4.3<br>- 5.8<br>- 1.2<br>- 3.1<br>- 8.2 | _<br>_<br>_<br>_     | - 3.6<br>- 4.8<br>- 1.02<br>- 2.6<br>- 6.8 | - 5.0<br>- 6.1<br>- 1.4<br>- 3.7<br>- 14.1     | _<br>_<br>_<br>_     | - 2.5<br>- 3.0<br>- 0.7<br>- 1.8<br>- 4.8 | _<br>_<br>_<br>_     | mAdc |
| $(V_{OL} = 0.4 \text{ Vdc})$ ( $V_{OL} = 0.4 \text{ Vdc}$ ) ( $V_{OL} = 0.5 \text{ Vdc}$ ) ( $V_{OL} = 1.5 \text{ Vdc}$ )                            | nk l <sub>OL</sub>  | 4.5<br>5.0<br>10<br>15        | 2.2<br>2.6<br>6.5<br>19.2                 | _<br>_<br>_          | 1.8<br>2.1<br>5.5<br>16.1                  | 2.1<br>2.3<br>6.2<br>25                        | _<br>_<br>_          | 1.2<br>1.3<br>3.8<br>11.2                 | _<br>_<br>_          | mAdc |
| Input Current  | I <sub>in</sub>     | 15                            | _   | ± 0.1                | _  | ±0.00001                                       | ± 0.1                | _   | ± 1.0                | μAdc |
| Input Capacitance (V <sub>in</sub> = 0)  | C <sub>in</sub>     | _                             | _   | _                    | _  | 5.0  | 7.5                  | _   | _                    | pF   |
| Quiescent Current<br>(Per Package)   | IQ                  | 5.0<br>10<br>15               |   | 1.0<br>2.0<br>4.0    | _<br>_<br>_                                | 0.002<br>0.004<br>0.006                        | 1.0<br>2.0<br>4.0    | _<br>_<br>_                               | 30<br>60<br>120      | μAdc |
| Total Supply Current (5.) (6.) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs) (All outputs switching, 50% Duty Cycle) | lт                  | 5.0<br>10<br>15               |   |                      | $I_T = (6$                                 | 2.5 μΑ/kHz) 1<br>6.0 μΑ/kHz) 1<br>10 μΑ/kHz) f | f + I <sub>DD</sub>  |   |                      | μAdc |
| Three-State Output Leakage<br>Current  | I <sub>TL</sub>     | 15                            | _   | ± 0.1                | _  | ± 0.0001                                       | ± 0.1                | _   | ± 3.0                | μAdc |

<sup>4.</sup> Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
5. The formulas given are for the typical characteristics only at 25°C.
6. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF,  $V = (V_{DD} - V_{SS})$  in volts, f in kHz is input frequency, and k = 0.006.

# SWITCHING CHARACTERISTICS (7.) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

|   |                  |                                    | All T           | ypes            |      |
|---|------------------|------------------------------------|-----------------|-----------------|------|
| Characteristic  | Symbol           | V <sub>DD</sub><br>V <sub>CC</sub> | Тур (8.)        | Max             | Unit |
| Output Rise Time $t_{TLH} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.3 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{TLH} = (0.2 \text{ ns/pF}) C_L + 8.0 \text{ ns}$                | t <sub>TLH</sub> | 5.0<br>10<br>15                    | 45<br>23<br>18  | 90<br>45<br>35  | ns   |
| Output Fall Time $t_{THL} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{THL} = (0.3 \text{ ns/pF}) C_L + 8.0 \text{ ns}$ $t_{THL} = (0.2 \text{ ns/pF}) C_L + 8.0 \text{ ns}$                | t <sub>THL</sub> | 5.0<br>10<br>15                    | 45<br>23<br>18  | 90<br>45<br>35  | ns   |
| Turn–Off Delay Time, all Outputs $t_{PLH} = (0.3 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PLH} = (0.15 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_{PLH} = (0.1 \text{ ns/pF}) C_L + 20 \text{ ns}$ | t <sub>PLH</sub> | 5.0<br>10<br>15                    | 75<br>35<br>25  | 150<br>70<br>50 | ns   |
| Turn–On Delay Time, all Outputs $t_{PHL} = (0.3 \text{ ns/pF}) C_L + 60 \text{ ns}$ $t_{PHL} = (0.15 \text{ ns/pF}) C_L + 27 \text{ ns}$ $t_{PHL} = (0.1 \text{ ns/pF}) C_L + 20 \text{ ns}$  | t <sub>PHL</sub> | 5.0<br>10<br>15                    | 75<br>35<br>25  | 150<br>70<br>50 | ns   |
| 3–State Propagation Delay Time<br>Output "1" to High Impedance  | t <sub>PHZ</sub> | 5.0<br>10<br>15                    | 75<br>40<br>35  | 150<br>80<br>70 | ns   |
| Output "0" to High Impedance  | t <sub>PLZ</sub> | 5.0<br>10<br>15                    | 80<br>40<br>35  | 160<br>80<br>70 | ns   |
| High Impedance to "1" Level   | t <sub>PZH</sub> | 5.0<br>10<br>15                    | 65<br>25<br>20  | 130<br>50<br>40 | ns   |
| High Impedance to "0" Level   | t <sub>PZL</sub> | 5.0<br>10<br>15                    | 100<br>35<br>25 | 200<br>70<br>50 | ns   |

- 7. The formulas given are for the typical characteristics only at 25°C.
  8. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Switching Time Test Circuit and Waveforms (t<sub>TLH</sub>, t<sub>THL</sub>, t<sub>PHL</sub>, and t<sub>PLH</sub>)







Figure 2. 3–State AC Test Circuit and Waveforms  $(t_{PLZ}, t_{PHZ}, t_{PZH}, t_{PZL})$ 

#### **PACKAGE DIMENSIONS**



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.


  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

|     | INCHES    |       | MILLIM | ETERS |
|-----|-----------|-------|--------|-------|
| DIM | MIN       | MAX   | MIN    | MAX   |
| Α   | 0.740     | 0.770 | 18.80  | 19.55 |
| В   | 0.250     | 0.270 | 6.35   | 6.85  |
| С   | 0.145     | 0.175 | 3.69   | 4.44  |
| D   | 0.015     | 0.021 | 0.39   | 0.53  |
| F   | 0.040     | 0.70  | 1.02   | 1.77  |
| G   | 0.100 BSC |       | 2.54   | BSC   |
| Н   | 0.050     | BSC   | 1.27   | BSC   |
| J   | 0.008     | 0.015 | 0.21   | 0.38  |
| K   | 0.110     | 0.130 | 2.80   | 3.30  |
| L   | 0.295     | 0.305 | 7.50   | 7.74  |
| M   | 0°        | 10 °  | 0°     | 10 °  |
| S   | 0.020     | 0.040 | 0.51   | 1.01  |

#### SOIC-16 **D SUFFIX**

PLASTIC SOIC PACKAGE CASE 751B-05




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIMETERS |       | INC   | HES   |
|-----|-------------|-------|-------|-------|
| DIM | MIN         | MAX   | MIN   | MAX   |
| Α   | 9.80        | 10.00 | 0.386 | 0.393 |
| В   | 3.80        | 4.00  | 0.150 | 0.157 |
| C   | 1.35        | 1.75  | 0.054 | 0.068 |
| D   | 0.35        | 0.49  | 0.014 | 0.019 |
| F   | 0.40        | 1.25  | 0.016 | 0.049 |
| G   | 1.27        | BSC   | 0.050 | BSC   |
| 7   | 0.19        | 0.25  | 0.008 | 0.009 |
| K   | 0.10        | 0.25  | 0.004 | 0.009 |
| M   | 0°          | 7°    | 0°    | 7°    |
| Ρ   | 5.80        | 6.20  | 0.229 | 0.244 |
| R   | 0.25        | 0.50  | 0.010 | 0.019 |

#### **PACKAGE DIMENSIONS**

# SOEIAJ-16 **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 966-01



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 ( 0.018).

| ( )            |        |        |       |       |  |  |
|----------------|--------|--------|-------|-------|--|--|
|                | MILLIN | IETERS | INC   | HES   |  |  |
| DIM            | MIN    | MAX    | MIN   | MAX   |  |  |
| Α              |        | 2.05   |       | 0.081 |  |  |
| A <sub>1</sub> | 0.05   | 0.20   | 0.002 | 0.008 |  |  |
| b              | 0.35   | 0.50   | 0.014 | 0.020 |  |  |
| C              | 0.18   | 0.27   | 0.007 | 0.011 |  |  |
| D              | 9.90   | 10.50  | 0.390 | 0.413 |  |  |
| Е              | 5.10   | 5.45   | 0.201 | 0.215 |  |  |
| е              | 1.27   | BSC    | 0.050 | BSC   |  |  |
| HE             | 7.40   | 8.20   | 0.291 | 0.323 |  |  |
| L              | 0.50   | 0.85   | 0.020 | 0.033 |  |  |
| ᆔ              | 1.10   | 1.50   | 0.043 | 0.059 |  |  |
| M              | 0 °    | 10°    | 0°    | 10°   |  |  |
| $Q_1$          | 0.70   | 0.90   | 0.028 | 0.035 |  |  |
| Z              |        | 0.78   |       | 0.031 |  |  |

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.