

COMLINEAR® CLC1005, CLC2005

Low Cost, +2.7V to 5.5V, 260MHz Rail-to-Rail Amplifiers

FEATURES

- 260MHz bandwidth
- Fully specified at +2.7V and +5V supplies
- Output voltage range: 0.036V to 4.953V; $V_S = +5$; $R_L = 2k\Omega$
- Input voltage range: -0.3V to +3.8V; V_s = +5
- 145V/µs slew rate
- 4.2mA supply current per amplifier
- ±55mA linear output current
- ±85mA short circuit current
- CLC2005 directly replaces AD8052, AD8042 and AD8092 in single supply applications
- CLC1005 directly replaces AD8051, AD8041 and AD8091 in single supply applications
- CLC2005: Pb-free SOIC-8 package
- CLC1005: Pb-free SOIC-8, SOT23-5 pkgs

APPLICATIONS

- A/D driver
- Active filters
- CCD imaging systems
- CD/DVD ROM
- Coaxial cable drivers
- High capacitive load driver
- Portable/battery-powered applications
- Twisted pair driver
- Telecom and optical terminals
- Video driver


General Description

The COMLINEAR CLC1005 (single) and CLC2005 (dual) are low cost, voltage feedback amplifiers. These amplifiers are designed to operate on $\pm 2.7V$ to $\pm 5V$, or $\pm 2.5V$ supplies. The input voltage range extends 300mV below the negative rail and 1.2V below the positive rail.

The CLC1005 and CLC2005 offer superior dynamic performance with a 260MHz small signal bandwidth and 145V/ μ s slew rate. The combination of low power, high output current drive, and rail-to-rail performance make these amplifiers well suited for battery-powered communication/computing systems.

The combination of low cost and high performance make the CLC1005 and CLC2005 suitable for high volume applications in both consumer and industrial applications such as wireless phones, scanners, and color copiers.

Output Swing




Ordering Information

Part Number	Package	Pb-Free	RoHS Compliant	Operating Temperature Range	Packaging Method
CLC1005ISO8X	SOIC-8	Yes	Yes	-40°C to +85°C	Reel
CLC1005IST5X	SOT23-5	Yes	Yes	-40°C to +85°C	Reel
CLC2005ISO8X	SOIC-8	Yes	Yes	-40°C to +85°C	Reel
CLC2005IMP8X	MSOP-8	Yes	Yes	-40°C to +85°C	Reel


Moisture sensitivity level for all parts is MSL-1.

CLC1005 Pin Configurations

SOT23-5



SOIC-8



CLC1005 Pin Assignments

SOT23-5


Pin No.	Pin Name	Description
1	OUT	Output
2	-V _S	Negative supply
3	+IN	Positive input
4	-IN	Negative input
5	+V _S	Positive supply

SOIC-8

Pin No.	Pin Name	Description
1	NC	No Connect
2	-IN	Negative input
3	+IN	Positive input
4	-V _S	Negative supply
5	NC	No Connect
6	OUT	Negative input
7	+V _S	Positive supply
8	NC	No Connect

CLC2005 Pin Configuration

SOIC-8



CLC2005 Pin Assignments

SOIC-8

Pin No.	Pin Name	Description
1	OUT1	Output, channel 1
2	-IN1	Negative input, channel 1
3	+IN1	Positive input, channel 1
4	-V _S	Negative supply
5	+IN2	Positive input, channel 2
6	-IN2	Negative input, channel 2
7	OUT2	Output, channel 2
8	+V _S	Positive supply

Absolute Maximum Ratings

The safety of the device is not guaranteed when it is operated above the "Absolute Maximum Ratings". The device should not be operated at these "absolute" limits. Adhere to the "Recommended Operating Conditions" for proper device function. The information contained in the Electrical Characteristics tables and Typical Performance plots reflect the operating conditions noted on the tables and plots.

Parameter	Min	Max	Unit
Supply Voltage	0	+6	V
Input Voltage Range	-V _S -0.5V	+V _S +0.5V	V

Reliability Information

Parameter	Min	Тур	Max	Unit
Junction Temperature			175	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			260	°C
Package Thermal Resistance				
5-Lead SOT23		221		°C/W
8-Lead SOIC		100		°C/W

Votes:

Package thermal resistance (θ_{JA}), JDEC standard, multi-layer test boards, still air.

ESD Protection

Product	SOIC-8
Human Body Model (HBM)	2.5kV
Charged Device Model (CDM)	2kV

Recommended Operating Conditions

Parameter	Min	Тур	Max	Unit
Operating Temperature Range	-40		+85	°C
Supply Voltage Range	2.5		5.5	V

Electrical Characteristics at 2.7V

 $V_S=+2.7V,\,G=2,\,R_f=2k\Omega,\,R_L=2k\Omega$ to $V_S/2;$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency D	Domain Response					
UGBW	-3dB Bandwidth ⁽²⁾	$G = +1, V_{OUT} = 0.05V_{pp}$		215		MHz
BW _{SS}	-3dB Bandwidth	$G = +2$, $V_{OUT} = 0.2V_{pp}$		85		MHz
BW _{LS}	Large Signal Bandwidth	$G = +2$, $V_{OUT} = 2V_{pp}$		36		MHz
GBWP	Gain Bandwidth Product			86		MHz
Time Domai	n Response		,			<u> </u>
t _R , t _F	Rise and Fall Time ⁽²⁾	V _{OUT} = 0.2V step		3.7		ns
t _S	Settling Time to 0.1%	V _{OUT} = 1V step		40		ns
OS	Overshoot	V _{OUT} = 0.2V step		9		%
SR	Slew Rate	2.7V step, G = -1		130		V/µs
Distortion/N	loise Response		1	<u>'</u>		
HD2	2nd Harmonic Distortion ⁽²⁾	1V _{pp} , 5MHz		79		dBc
_		1V _{pp} , 5MHz		82		dBc
HD3	3rd Harmonic Distortion ⁽²⁾	1V _{pp} , 5MHz		77		dB
e _n	Input Voltage Noise	> 1MHz		16		nV/√Hz
i _n	Input Current Noise	> 1MHz		1.3		pA/√Hz
X _{TALK}	Crosstalk ⁽¹⁾	CLC2005, 10MHz		65		dB
DC Performa	ance					
V _{IO}	Input Offset Voltage			-1.6		mV
dV _{IO}	Average Drift			10		μV/°C
I _b	Input Bias Current			3		μΑ
dI _b	Average Drift			7		nA/°C
I_{IO}	Input Offset Current			0.1		μΑ
PSRR	Power Supply Rejection Ratio(1)	DC	52	57		dB
A _{OL}	Open-Loop Gain			75		dB
I _S	Quiescent Current	Per Amplifier		3.9		mA
Input Chara	cteristics					
R _{IN}	Input Resistance			4.3		ΜΩ
C _{IN}	Input Capacitance			1.8		pF
CMIR	Common Mode Input Range			-0.3 to 1.5		V
CMRR	Common Mode Rejection Ratio	DC, $V_{cm} = 0V \text{ to } V_{s} - 1.5$		87		dB
Output Char	racteristics					
		$R_L = 10k\Omega$ to $V_s/2$		0.023 to 2.66		V
V_{OUT}	Output Voltage Swing	$R_L = 2k\Omega$ to $V_s/2$		0.025 to 2.653		V
		$R_L = 150\Omega$ to $V_s/2$		0.065 to 2.55		V
				±55		mA
\mathbf{I}_{OUT}	Output Current	-40°C to +85°C		±50		mA
I_{SC}	Short-Circuit Output Current			±85		mA
V _s	Power Supply Operating Range		2.5	2.7	5.5	V

Notes:

- 1. 100% tested at 25°C.
- 2. $R_f = 1k\Omega$ was used for optimal performance. (For G = +1, $R_f = 0$).

Electrical Characteristics at 5V

 $V_S=5V,\,G=2,\,R_f=2k\Omega,\,R_L=2k\Omega$ to $V_S/2;$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Frequency D	omain Response	<u>'</u>				
UGBW	-3dB Bandwidth ⁽²⁾	$G = +1$, $V_{OUT} = 0.05V_{pp}$		260		MHz
BW _{SS}	-3dB Bandwidth	$G = +2, V_{OUT} = 0.2V_{pp}$		90		MHz
BW _{LS}	Large Signal Bandwidth	$G = +2$, $V_{OUT} = 2V_{pp}$		40		MHz
GBWP	Gain Bandwidth Product	ос. рр		90		MHz
Time Domair	n Response	-				1
t _R , t _F	Rise and Fall Time ⁽²⁾	V _{OUT} = 0.2V step		3.6		ns
t _S	Settling Time to 0.1%	V _{OUT} = 2V step		40		ns
OS	Overshoot	V _{OUT} = 0.2V step		7		%
SR	Slew Rate	5V step, G = -1		145		V/µs
Distortion/No	pise Response					
HD2	2nd Harmonic Distortion ⁽²⁾	2V _{pp} , 5MHz		71		dBc
1152		2V _{pp} , 5MHz		78		dBc
HD3	3rd Harmonic Distortion ⁽²⁾	2V _{pp} , 5MHz		70		dB
		NTSC (3.85MHz), AC-Coupled, $R_L = 150\Omega$		0.06		%
DG	Differential Gain	NTSC (3.85MHz), DC-Coupled, $R_L = 150\Omega$		0.08		%
		NTSC (3.85MHz), AC-Coupled, $R_L = 150\Omega$		0.07		0
DP	Differential Phase	NTSC (3.85MHz), DC-Coupled, $R_L = 150\Omega$		0.06		0
e _n	Input Voltage Noise	>1MHz		16		nV/√Hz
in	Input Current Noise	>1MHz		1.3		pA/√Hz
X _{TALK}	Crosstalk ⁽²⁾	CLC2005, 10MHz		62		dB
DC Performa		0.000007 20		02		ub.
V _{IO}	Input Offset Voltage ⁽¹⁾		-8	1.4	+8	mV
dV _{IO}	Average Drift			10		μV/°C
I _b	Input Bias Current(1)		-8	3	+8	μА
dI _b	Average Drift			7	- 10	nA/°C
I _{IO}	Input Offset Current(1)		-0.8	0.1	+0.8	μА
PSRR	Power Supply Rejection Ratio(1)	DC	52	57	10.0	dB
A _{OL}	Open-Loop Gain ⁽¹⁾		68	78		dB
I _S	Quiescent Current(1)	Per Amplifier	00	4.2	5.2	mA
Input Charac		T CI AIIIpiiliCi		1,2	J.2	IIIA
	Input Resistance			4.3		ΜΩ
R _{IN}	Input Capacitance			1.8		pF
C _{IN}	Common Mode Input Range			-0.3 to 3.8		V
CMRR	Common Mode Rejection Ratio ⁽¹⁾	DC, $V_{cm} = 0V$ to $V_s - 1.5$	72	87		dB
Output Chara		DC, V _{CM} = 0V to V _S =1.5	/ / /	07		ub
Output Char	acteristics			0.027 to		V
V _{OUT}	Output Voltage Swing	$R_L = 10 k\Omega \text{ to V}_s/2$		4.97		V
		$R_L = 2k\Omega$ to $V_s/2$		0.036 to 4.953		V
		$R_{L} = 150\Omega \text{ to } V_{s}/2^{(1)}$	0.3	0.12 to 4.8	4.625	V
т.	Outrout Current			±55		mA
I_{OUT}	Output Current	-40°C to +85°C		±50		mA
I_{SC}	Short-Circuit Output Current			±85		mA
V _s	Power Supply Operating Range		2.5	5	5.5	V


Notes:

^{1. 100%} tested at 25°C.


^{2.} $R_f = 1k\Omega$ was used for optimal performance. (For G = +1, $R_f = 0$).

 $V_s = +5V$, G = 2, $R_f = 2k\Omega$, $R_L = 2k\Omega$ to $V_s/2$; unless otherwise noted.


Non-Inverting Frequency Response $V_s = +5V$




Non-Inverting Frequency Response $V_s = +2.7V$




Frequency Response vs. C_L




Inverting Frequency Response $V_s = +5V$



Inverting Frequency Response $V_s = +2.7V$




Large Signal Frequency Response




 $V_s = +5V$, G = 2, $R_f = 2k\Omega$, $R_L = 2k\Omega$ to $V_s/2$; unless otherwise noted.







Input Voltage Noise




2nd & 3rd Harmonic Distortion; $V_s = +5V$




2nd & 3rd Harmonic Distortion; $V_s = +2.7V$




2nd Harmonic Distortion vs. V_o




3rd Harmonic Distortion vs. Vo





 $V_{s}=+5V,\,G=2,\,R_{f}=2k\Omega,\,R_{L}=2k\Omega$ to $V_{s}/2;$ unless otherwise noted.













Small Signal Pulse Response $V_s = +5V$






Output Current (mA)




 $V_s = +5V$, G = 2, $R_f = 2k\Omega$, $R_L = 2k\Omega$ to $V_s/2$; unless otherwise noted.


Large Signal Pulse Response $V_s = +5V$



Output Swing



Channel Matching $V_s = +5V$



Application Information

General Description

The CLC1005 and CLC2005 are single supply, general purpose, voltage-feedback amplifiers fabricated on a complementary bipolar process using a patent pending topography. They feature a rail-to-rail output stage and is unity gain stable. Both gain bandwidth and slew rate are insensitive to temperature.

The common mode input range extends to 300mV below ground and to 1.2V below V_s . Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition.

The design uses a Darlington output stage. The output stage is short circuit protected and offers "soft" saturation protection that improves recovery time.

Figures 1, 2, and 3 illustrate typical circuit configurations for non-inverting, inverting, and unity gain topologies for dual supply applications. They show the recommended bypass capacitor values and overall closed loop gain equations. Figure 4 shows the typical non-inverting gain circuit for single supply applications.




Figure 1. Typical Non-Inverting Gain Circuit




Figure 2. Typical Inverting Gain Circuit




Figure 3. Unity Gain Circuit




Figure 4. Single Supply Non-Inverting Gain Circuit

At non-inverting gains other than G = +1, keep R_g below $1k\Omega$ to minimize peaking; thus, for optimum response at a gain of +2, a feedback resistor of $1k\Omega$ is recommended. Figure 5 illustrates the CLC1005 and CLC2005 frequency response with both $1k\Omega$ and $2k\Omega$ feedback resistors.




Figure 5: Frequency Response vs. R_f

Overdrive Recovery

For an amplifier, an overdrive condition occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The CLC1005 and CLC2005 will typically recover in less than 20ns from an overdrive condition. Figure 6 shows the CLC2005 in an overdriven condition.




Figure 6: Overdrive Recovery

Power Dissipation

Power dissipation should not be a factor when operating under the stated $2k\Omega$ load condition. However, applications with low impedance, DC coupled loads should be analyzed to ensure that maximum allowed junction temperature is not exceeded. Guidelines listed below can be used to verify that the particular application will not cause the device to operate beyond it's intended operating range.

Maximum power levels are set by the absolute maximum junction rating of 150°C. To calculate the junction temperature, the package thermal resistance value Theta_{JA} (Θ_{JA}) is used along with the total die power

dissipation.

$$T_{Junction} = T_{Ambient} + (\Theta_{JA} \times P_{D})$$

Where T_{Ambient} is the temperature of the working environment.

In order to determine P_D , the power dissipated in the load needs to be subtracted from the total power delivered by the supplies.

$$P_D = P_{supply} - P_{load}$$

Supply power is calculated by the standard power equation.

$$P_{\text{supply}} = V_{\text{supply}} \times I_{\text{RMS supply}}$$

$$V_{\text{supply}} = V_{S+} - V_{S-}$$

Power delivered to a purely resistive load is:

$$P_{load} = ((V_{LOAD})_{RMS^2})/Rload_{eff}$$

The effective load resistor (Rload_{eff}) will need to include the effect of the feedback network. For instance,

Rload_{eff} in Figure 3 would be calculated as:

$$R_L \mid\mid (R_f + R_g)$$

These measurements are basic and are relatively easy to perform with standard lab equipment. For design purposes however, prior knowledge of actual signal levels and load impedance is needed to determine the dissipated power. Here, $P_{\rm D}$ can be found from

$$P_D = P_{Ouiescent} + P_{Dvnamic} - P_{Load}$$

Quiescent power can be derived from the specified I_S values along with known supply voltage, V_{Supply} . Load power can be calculated as above with the desired signal amplitudes using:

$$(V_{LOAD})_{RMS} = V_{PEAK} / \sqrt{2}$$

$$(I_{LOAD})_{RMS} = (V_{LOAD})_{RMS} / Rload_{eff}$$

The dynamic power is focused primarily within the output stage driving the load. This value can be calculated as:

$$P_{DYNAMIC} = (V_{S+} - V_{LOAD})_{RMS} \times (I_{LOAD})_{RMS}$$

Assuming the load is referenced in the middle of the power rails or $V_{\text{supply}}/2$.

The CLC1009 is short circuit protected. However, this may not guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. Figure 7

shows the maximum safe power dissipation in the package vs. the ambient temperature for the packages available.




Figure 7. Maximum Power Derating

Driving Capacitive Loads

Increased phase delay at the output due to capacitive loading can cause ringing, peaking in the frequency response, and possible unstable behavior. Use a series resistance, R_S , between the amplifier and the load to help improve stability and settling performance. Refer to Figure 8.




Figure 8. Addition of R_S for Driving Capacitive Loads

Table 1 provides the recommended R_S for various capacitive loads. The recommended R_S values result in approximately <1dB peaking in the frequency response.

C _L (pF)	R _S (Ω)	-3dB BW (kHz)
10pF	0	100
20pF	20	94
50pF	33	72
100pF	25	58

Table 1: Recommended R_S vs. C_I

For a given load capacitance, adjust R_S to optimize the tradeoff between settling time and bandwidth. In general, reducing R_S will increase bandwidth at the expense of additional overshoot and ringing.

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Exar has evaluation boards to use as a guide for high frequency layout and as an aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8µF and 0.1µF ceramic capacitors for power supply decoupling
- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.1µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts below for more information.

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of these devices:

Evaluation Board	Products
CEB002	CLC1005 in SOT23
CEB003	CLC1005 in SOIC
CEB006	CLC2005 in SOIC
CEB010	CLC2005 in MSOP

Evaluation Board Schematics

Evaluation board schematics and layouts are shown in Figures 10-18. These evaluation boards are built for dual-supply operation. Follow these steps to use the board in a single-supply application:

- 1. Short -Vs to ground.
- 2. Use C3 and C4, if the -V_S pin of the amplifier is not directly connected to the ground plane.




Figure 9. CEB002 & CEB003 Schematic




Figure 10. CEB002 Top View




Figure 11. CEB002 Bottom View




Figure 12. CEB003 Top View




Figure 13. CEB003 Bottom View




Figure 14. CEB006 & CEB010 Schematic




Figure 15. CEB006 Top View




Figure 16. CEB006 Bottom View




Figure 17. CEB010 Top View






Figure 18. CEB010 Bottom View

Mechanical Dimensions


SOT23-5 Package







NOTES:


- 1. Dimensions and tolerances are as per ANSI Y14.5M-1982.
- 2. Package surface to be matte finish VDI 11 $^{\sim}$ 13.
- 3. Die is facing up for mold. Die is facing down for trim/form, ie. reverse trim/form.
- 4. The footlength measuring is based on the guage plane method.
- ▲ Dimension are exclusive of mold flash and gate burr.
- \triangle Dimension are exclusive of solder plating.




SOIC-8 Package









SOIC-8		
SYMBOL	MIN	MAX
A1	0.10	0.25
В	0.36	0.48
С	0.19	0.25
D	4.80	4.98
E	3.81	3.99
е	1.27 BSC	
Н	5.80	6.20
h	0.25	0.5
L	0.41	1.27
А	1.37	1.73
θ1	00	80
X	0.55 ref	
θ2	7º BSC	

NOTE:

- 1. All dimensions are in millimeters.
- Lead coplanarity should be 0 to 0.1mm (0.004") max.
 Package surface finishing: VDI 24~27
- 4. All dimension excluding mold flashes.
- 5. The lead width, B to be determined at 0.1905mm from the lead tip.

For Further Assistance:

Exar Corporation Headquarters and Sales Offices

48720 Kato Road Tel.: +1 (510) 668-7000 Fremont, CA 94538 - USA Fax: +1 (510) 668-7001

www.exar.com



NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.