

FDMC7696 N-Channel PowerTrench[®] MOSFET

FDMC7696 N-Channel PowerTrench[®] MOSFET 30 V, 12 A, 11.5 m Ω

Features


- Max $r_{DS(on)}$ = 11.5 m Ω at V_{GS} = 10 V, I_D = 12 A
- Max $r_{DS(on)}$ = 14.5 m Ω at V_{GS} = 4.5 V, I_D = 10 A
- High performance technology for extremely low r_{DS(on)}
- Termination is Lead-free and RoHS Compliant


General Description

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced Power Trench[®] process that has been especially tailored to minimize the on-state resistance.This device is well suited for Power Management and load switching applications common in Notebook Computers and Portable Battery Packs.

Applications

- DC/DC Buck Converters
- Notebook battery power management
- Load Switch in Notebook





MOSFET Maximum Ratings T_A = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V _{DS}	Drain to Source Voltage			30	V	
V _{GS}	Gate to Source Voltage		(Note 4)	±20	V	
I _D	Drain Current -Continuous (Package limited)	T _C = 25°C		20		
	-Continuous (Silicon limited)	T _C = 25°C		38	•	
	-Continuous	$T_A = 25^{\circ}C$	(Note 1a)	12	Α	
	-Pulsed			50		
E _{AS}	Single Pulse Avalanche Energy		(Note 3)	21	mJ	
P _D	Power Dissipation	$T_{C} = 25^{\circ}C$		25	14/	
	Power Dissipation	$T_A = 25^{\circ}C$	(Note 1a)	2.4	W	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	5.0	°C/W
R_{\thetaJA}	Thermal Resistance, Junction to Ambient (Note 1a) 53	C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC7696	FDMC7696	MLP 3.3x3.3	13 "	12 mm	3000 units

to Source Breakdown Voltage kdown Voltage Temperature icient Gate Voltage Drain Current to Source Leakage Current, Forward stics to Source Threshold Voltage to Source Threshold Voltage erature Coefficient	$I_{D} = 250 \ \mu\text{A}, \ V_{GS} = 0 \ V$ $I_{D} = 250 \ \mu\text{A}, \ \text{referenced to } 25 \ ^{\circ}\text{C}$ $V_{DS} = 24 \ V, \ V_{GS} = 0 \ V$ $V_{GS} = 20 \ V, \ V_{DS} = 0 \ V$ $V_{GS} = V_{DS}, \ I_{D} = 250 \ \mu\text{A}$ $I_{D} = 250 \ \mu\text{A}, \ \text{referenced to } 25 \ ^{\circ}\text{C}$	30	14	1 100	V mV/°C μA nA
to Source Breakdown Voltage kdown Voltage Temperature icient Gate Voltage Drain Current to Source Leakage Current, Forward Stics to Source Threshold Voltage to Source Threshold Voltage	$I_{D} = 250 \ \mu\text{A}, \text{ referenced to } 25 \ ^{\circ}\text{C}$ $V_{DS} = 24 \ V, \ V_{GS} = 0 \ V$ $V_{GS} = 20 \ V, \ V_{DS} = 0 \ V$ $V_{GS} = V_{DS}, \ I_{D} = 250 \ \mu\text{A}$		14		mV/°C μA
Adown Voltage Temperature icient Gate Voltage Drain Current to Source Leakage Current, Forward stics to Source Threshold Voltage to Source Threshold Voltage	$I_{D} = 250 \ \mu\text{A}, \text{ referenced to } 25 \ ^{\circ}\text{C}$ $V_{DS} = 24 \ V, \ V_{GS} = 0 \ V$ $V_{GS} = 20 \ V, \ V_{DS} = 0 \ V$ $V_{GS} = V_{DS}, \ I_{D} = 250 \ \mu\text{A}$		14		mV/°C μA
Gate Voltage Drain Current to Source Leakage Current, Forward tics to Source Threshold Voltage to Source Threshold Voltage	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$	1.2			
to Source Leakage Current, Forward tics to Source Threshold Voltage to Source Threshold Voltage	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$ $V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$	1.2			
to Source Threshold Voltage to Source Threshold Voltage	V _{GS} = V _{DS} , I _D = 250 μA	1.2	_		I IIA
to Source Threshold Voltage to Source Threshold Voltage		1.2			
to Source Threshold Voltage		1.2	1	1	1
6	I = 250 m referenced to 25 °C		2.0	3.0	V
	5		-6		mV/°C
	$V_{GS} = 10$ V, $I_{D} = 12$ A		8.5	11.5	
Static Drain to Source On Resistance	$V_{GS} = 4.5 V, I_{D} = 10 A$		11.5	14.5	mΩ
	$V_{GS} = 10 V$, $I_D = 12 A$, $T_J = 125 °C$		11.6	15.7	
ard Transconductance	$V_{DS} = 5 V, I_{D} = 12 A$		45		S
acteristics Capacitance			1075	1430	pF
ut Capacitance			380	505	pF
rse Transfer Capacitance			40	55	pF
Resistance		0.2	1.0	2.0	Ω
racteristics					
			9	18	ns
Time	V _{DD} = 15 V, I _D = 12 A,		2	10	ns
Off Delay Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		19	33	ns
ïme			2	10	ns
Gate Charge	V _{GS} = 0 V to 10 V		16	22	nC
Gate Charge	$V_{GS} = 0 V \text{ to } 5 V V_{DD} = 15 V,$		8	11	nC
to Source Charge	I _D = 12 A		3.2		nC
to Drain "Miller" Charge			1.8		nC
Diode Characteristics					
e to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 1.9 A$ (Note 2)		0.75	1.2	V
	$V_{GS} = 0 V, I_{S} = 12 A$ (Note 2)				
rse Recovery Time	- I _F = 12 A, di/dt = 100 A/μs		25 9	40	ns
rse Recovery Unarge				18	nC
	Acteristics Capacitance It Capacitance rse Transfer Capacitance Resistance racteristics On Delay Time Time Off Delay Time Time Gate Charge Gate Charge to Source Charge to Drain "Miller" Charge	acteristicsCapacitance at Capacitance $V_{DS} = 15 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ f} = 1 \text{ MHz}$ rest Transfer Capacitancef = 1 \text{ MHz}ResistanceracteristicsOn Delay Time Time $V_{DD} = 15 \text{ V}, \text{ I}_D = 12 \text{ A}, \text{ V}_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ Off Delay Time Time $V_{GS} = 0 \text{ V to } 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ Gate Charge to Source Charge $V_{GS} = 0 \text{ V to } 5 \text{ V}, \text{ I}_D = 12 \text{ A}, \text{ V}_{DD} = 15 \text{ V}, \text{ to Source Charge}, \text{ I}_D = 12 \text{ A}$ Diode Characteristics $V_{GS} = 0 \text{ V}, \text{ I}_S = 1.9 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 \text{ V}, \text{ I}_S = 1.2 \text{ A}, \text{ (Note 2)}, \text{ V}_{GS} = 0 $	ActeristicsCapacitanceut Capacitancetransfer CapacitanceResistanceResistanceOn Delay TimeTimeVDD = 15 V, ID = 12 A,Off Delay TimeImeGate ChargeGate ChargeVGS = 0 V to 10 VGate ChargeVGS = 0 V to 5 VIt o Drain "Miller" ChargeDiode CharacteristicsVest o Drain Diode Forward VoltageVest o Vest o V	ActeristicsCapacitance $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ 1075at Capacitance $f = 1 \text{ MHz}$ 380rse Transfer Capacitance $f = 1 \text{ MHz}$ 40Resistance 0.2 1.0 40 Resistance 0.2 1.0 racteristicsOn Delay Time 0.2 1.0 Time $V_{DD} = 15 \text{ V}, \text{ I}_D = 12 \text{ A},$ 9 Off Delay Time $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$ 19ime 2 2 16 Gate Charge $V_{GS} = 0 \text{ V to } 10 \text{ V}$ 16 Gate Charge $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $N_{DD} = 15 \text{ V},$ to Source Charge $V_{GS} = 0 \text{ V to } 5 \text{ V}$ 1.8 Diode Characteristicste to Drain Diode Forward Voltage $V_{GS} = 0 \text{ V}, \text{ I}_S = 1.9 \text{ A}$ $(Note 2)$ 0.75 $V_{GS} = 0 \text{ V}, \text{ I}_S = 12 \text{ A}$ 0.84	Acteristics Capacitance $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ It Capacitance f = 1 MHz Transfer Capacitance 40 Resistance 0.2 It Capacitance 40 Second State 0.2 It Capacitance 40 Second State 0.2 It Capacitance 0.2 It Delay Time 9 It Delay Time 9 It Delay Time 9 It Delay Time 9 It Delay Time 10 It Delay Time 10 It Delay Time 10 It Delay Time 16 It Delay Time 16 It Delay Time 1.8 It Delay Time 1.8 It Delay Time 1.8 <tr< td=""></tr<>


2. Pulse Test: Pulse Width < 300 $\mu s,$ Duty cycle < 2.0%.

00000

3. E_{AS} of 21 mJ is based on starting T_J = 25 °C, L = 0.3 mH, I_{AS} = 12 A, V_{DD} = 27 V, V_{GS} = 10 V.


4. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.

000




©2011 Fairchild Semiconductor Corporation FDMC7696 Rev.C8






4

©2011 Fairchild Semiconductor Corporation FDMC7696 Rev.C8





6



SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

2CoolTMFPSTMPDP SPMTMThe Power Franchise®AccuPowerTMF-PFSTMPower-SPMTMThe Power Franchise®Auto-SPMTMFRFET®PowerTrench®TinyBuckTMAX-CAPTM*Global Power ResourceSMPowerXSTMTinyBuckTMBitSiC®Green FPSTMProgrammable Active DroopTMTinyBuckTMBuild it NowTMGreen FPSTM e-SeriesTMQFT®TinyBuckTMCorePLUSTMGmaxTMQSTMTinyCalcTMCorePOWERTMGTOTMQiet SeriesTMTinyLogic®CorePOWERTMGTOTMQiet SeriesTMTinyPowerTMCurrent Transfer LogicTMIntelliMAXTMRapidConfigureTMTinyPowerTMDual CoolTMMegaBuckTMSignaWUseTMTinyPowerTMDual CoolTMMegaBuckTMSignaWUseTMTriFault DetectTMEcoSPARK®MicroPakTMSolutions for Your SuccessTMWErDesTMEfficentMaxTMMicroPakTMSuperFET®UHC®Fairchild®MotionMaxTMSuperSOTTM-3UHra FRFETTMFairchild®MotionAsTMSuperSOTTM-6VCXTMFACT®OptOLOG(C®SuperSOTTM-8VisuaMAxTMFAST®OptOLOG(C®SuperSOTTM-8VisuaMAxTM
FastvCore™ OPTOPLANAR® SyncFET™ VoltagePlus™ FETBench™ Sync-Lock™ XS™ FlashWriter® * G

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

FDMC7696 N-Channel PowerTrench[®] MOSFET