

## ADD-A-PAK Generation VII Power Modules Thyristor/Diode and Thyristor/Thyristor, 75 A



ADD-A-PAK


### PRODUCT SUMMARY

$I_{T(AV)}$ or $I_{F(AV)}$	75 A
----------------------------	------

### MECHANICAL DESCRIPTION

The ADD-A-PAK Generation VII, new generation of ADD-A-PAK module, combines the excellent thermal performances obtained by the usage of exposed direct bonded copper substrate, with advanced compact simple package solution and simplified internal structure with minimized number of interfaces.

### FEATURES

- High voltage
- Industrial standard package
- Low thermal resistance
- UL approved file E78996 
- Compliant to RoHS directive 2002/95/EC
- Designed and qualified for industrial level



**RoHS**  
COMPLIANT

### BENEFITS

- Excellent thermal performances obtained by the usage of exposed direct bonded copper substrate
- Up to 1600 V
- High surge capability
- Easy mounting on heatsink

### ELECTRICAL DESCRIPTION

These modules are intended for general purpose high voltage applications such as high voltage regulated power supplies, lighting circuits, temperature and motor speed control circuits, UPS and battery charger.

### MAJOR RATINGS AND CHARACTERISTICS

SYMBOL	CHARACTERISTICS	VALUES	UNITS
$I_{T(AV)}$ or $I_{F(AV)}$	85 °C	75	A
$I_{O(RMS)}$	As AC switch	165	
$I_{TSM}$ , $I_{FSM}$	50 Hz	1300	
	60 Hz	1360	
$I^2t$	50 Hz	8.45	kA <sup>2</sup> s
	60 Hz	7.68	
$I^2\sqrt{t}$		84.5	kA <sup>2</sup> √s
$V_{RRM}$	Range	400 to 1600	V
$T_{Stg}$		- 40 to 125	°C
$T_J$			

# VSKT71.., VSKH71.., VSKL71.., VSKN71.. Series



Vishay Semiconductors ADD-A-PAK Generation VII Power Modules  
Thyristor/Diode and Thyristor/Thyristor, 75 A

## ELECTRICAL SPECIFICATIONS

VOLTAGE RATINGS					
TYPE NUMBER	VOLTAGE CODE	V <sub>RRM</sub> , MAXIMUM REPETITIVE PEAK REVERSE VOLTAGE V	V <sub>RSM</sub> , MAXIMUM NON-REPETITIVE PEAK REVERSE VOLTAGE V	V <sub>DRM</sub> , MAXIMUM REPETITIVE PEAK OFF-STATE VOLTAGE, GATE OPEN CIRCUIT V	I <sub>RRM</sub> , I <sub>DRM</sub> AT 125 °C mA
VSK.71	04	400	500	400	15
	06	600	700	600	
	08	800	900	800	
	10	1000	1100	1000	
	12	1200	1300	1200	
	16	1600	1700	1600	

ON-STATE CONDUCTION					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS
Maximum average on-state current (thyristors)	I <sub>T(AV)</sub>	180° conduction, half sine wave, T <sub>C</sub> = 85 °C		75	
Maximum average forward current (diodes)	I <sub>F(AV)</sub>				
Maximum continuous RMS on-state current, as AC switch	I <sub>O(RMS)</sub>			165	A
Maximum peak, one-cycle non-repetitive on-state or forward current	I <sub>TSM</sub> or I <sub>FSM</sub>	t = 10 ms	No voltage reappplied	1300	
		t = 8.3 ms	No voltage reappplied	1360	
		t = 10 ms	100 % V <sub>RRM</sub> reappplied	1093	
		t = 8.3 ms	100 % V <sub>RRM</sub> reappplied	1140	
Maximum I <sup>2</sup> t for fusing	I <sup>2</sup> t	t = 10 ms	No voltage reappplied	8.45	kA <sup>2</sup> s
		t = 8.3 ms	No voltage reappplied	7.68	
		t = 10 ms	100 % V <sub>RRM</sub> reappplied	5.97	
		t = 8.3 ms	100 % V <sub>RRM</sub> reappplied	5.45	
Maximum I <sup>2</sup> √t for fusing	I <sup>2</sup> √t (1)	t = 0.1 ms to 10 ms, no voltage reappplied T <sub>J</sub> = T <sub>J</sub> maximum		84.5	kA <sup>2</sup> √s
Maximum value or threshold voltage	V <sub>T(TO)</sub> (2)	Low level (3)	T <sub>J</sub> = T <sub>J</sub> maximum	0.96	V
		High level (4)		1.08	
Maximum value of on-state slope resistance	r <sub>t</sub> (2)	Low level (3)	T <sub>J</sub> = T <sub>J</sub> maximum	3.28	mΩ
		High level (4)		2.86	
Maximum peak on-state or forward voltage	V <sub>TM</sub>	I <sub>TM</sub> = π × I <sub>T(AV)</sub>	T <sub>J</sub> = 25 °C	1.72	V
	V <sub>FM</sub>	I <sub>FM</sub> = π × I <sub>F(AV)</sub>			
Maximum non-repetitive rate of rise of turned on current	di/dt	T <sub>J</sub> = 25 °C, from 0.67 V <sub>DRM</sub> , I <sub>TM</sub> = π × I <sub>T(AV)</sub> , I <sub>g</sub> = 500 mA, t <sub>r</sub> < 0.5 μs, t <sub>p</sub> > 6 μs		150	A/μs
Maximum holding current	I <sub>H</sub>	T <sub>J</sub> = 25 °C, anode supply = 6 V, resistive load, gate open circuit		250	mA
Maximum latching current	I <sub>L</sub>	T <sub>J</sub> = 25 °C, anode supply = 6 V, resistive load		400	

### Notes

- (1) I<sup>2</sup>t for time t<sub>x</sub> = I<sup>2</sup>√t × √t<sub>x</sub>
- (2) Average power = V<sub>T(TO)</sub> × I<sub>T(AV)</sub> + r<sub>t</sub> × (I<sub>T(RMS)</sub>)<sup>2</sup>
- (3) 16.7 % × π × I<sub>AV</sub> < I < π × I<sub>AV</sub>
- (4) I > π × I<sub>AV</sub>



# VSKT71.., VSKH71.., VSKL71.., VSKN71.. Series

ADD-A-PAK Generation VII Power Modules Vishay Semiconductors  
Thyristor/Diode and Thyristor/Thyristor, 75 A

TRIGGERING					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS
Maximum peak gate power	$P_{GM}$			12	W
Maximum average gate power	$P_{G(AV)}$			3.0	
Maximum peak gate current	$I_{GM}$			3.0	A
Maximum peak negative gate voltage	$-V_{GM}$			10	V
Maximum gate voltage required to trigger	$V_{GT}$	$T_J = -40\text{ }^\circ\text{C}$	Anode supply = 6 V resistive load	4.0	
		$T_J = 25\text{ }^\circ\text{C}$		2.5	
		$T_J = 125\text{ }^\circ\text{C}$		1.7	
Maximum gate current required to trigger	$I_{GT}$	$T_J = -40\text{ }^\circ\text{C}$	Anode supply = 6 V resistive load	270	mA
		$T_J = 25\text{ }^\circ\text{C}$		150	
		$T_J = 125\text{ }^\circ\text{C}$		80	
Maximum gate voltage that will not trigger	$V_{GD}$	$T_J = 125\text{ }^\circ\text{C}$ , rated $V_{DRM}$ applied		0.25	V
Maximum gate current that will not trigger	$I_{GD}$	$T_J = 125\text{ }^\circ\text{C}$ , rated $V_{DRM}$ applied		6	mA

BLOCKING					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS
Maximum peak reverse and off-state leakage current at $V_{RRM}$ , $V_{DRM}$	$I_{RRM}$ , $I_{DRM}$	$T_J = 125\text{ }^\circ\text{C}$ , gate open circuit		15	mA
Maximum RMS insulation voltage	$V_{INS}$	50 Hz		3000 (1 min) 3600 (1 s)	V
Maximum critical rate of rise of off-state voltage	$dV/dt$	$T_J = 125\text{ }^\circ\text{C}$ , linear to $0.67 V_{DRM}$		1000	V/ $\mu$ s

THERMAL AND MECHANICAL SPECIFICATIONS					
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES	UNITS
Junction operating and storage temperature range	$T_J$ , $T_{Stg}$			- 40 to 125	$^\circ\text{C}$
Maximum internal thermal resistance, junction to case per leg	$R_{thJC}$	DC operation		0.29	$^\circ\text{C/W}$
Typical thermal resistance, case to heatsink per module	$R_{thCS}$	Mounting surface flat, smooth and greased		0.1	
Mounting torque $\pm 10\%$	to heatsink	A mounting compound is recommended and the torque should be rechecked after a period of 3 hours to allow for the spread of the compound.		4	Nm
	busbar			3	
Approximate weight				75	g
				2.7	oz.
Case style			JEDEC	TO-240AA compatible	

$\Delta R$ CONDUCTION PER JUNCTION											
DEVICES	SINE HALF WAVE CONDUCTION					RECTANGULAR WAVE CONDUCTION					UNITS
	180°	120°	90°	60°	30°	180°	120°	90°	60°	30°	
VSK.71..	0.052	0.062	0.079	0.116	0.197	0.037	0.064	0.085	0.121	0.200	$^\circ\text{C/W}$

**Note**

- Table shows the increment of thermal resistance  $R_{thJC}$  when devices operate at different conduction angles than DC

# VSKT71.., VSKH71.., VSKL71.., VSKN71.. Series



Vishay Semiconductors ADD-A-PAK Generation VII Power Modules  
Thyristor/Diode and Thyristor/Thyristor, 75 A




Fig. 1 - Current Ratings Characteristics




Fig. 4 - On-State Power Loss Characteristics




Fig. 2 - Current Ratings Characteristics




Fig. 5 - Maximum Non-Repetitive Surge Current




Fig. 3 - On-State Power Loss Characteristics




Fig. 6 - Maximum Non-Repetitive Surge Current



# VSKT71.., VSKH71.., VSKL71.., VSKN71.. Series

ADD-A-PAK Generation VII Power Modules Vishay Semiconductors  
Thyristor/Diode and Thyristor/Thyristor, 75 A




Fig. 7 - On-State Power Loss Characteristics




Fig. 8 - On-State Power Loss Characteristics




Fig. 9 - On-State Power Loss Characteristics

# VSKT71..., VSKH71..., VSKL71..., VSKN71.. Series



Vishay Semiconductors ADD-A-PAK Generation VII Power Modules  
Thyristor/Diode and Thyristor/Thyristor, 75 A




Fig. 10 - On-State Voltage Drop Characteristics




Fig. 11 - Thermal Impedance  $Z_{thJC}$  Characteristics





Fig. 12 - Gate Characteristics



# VSKT71.., VSKH71.., VSKL71.., VSKN71.. Series

ADD-A-PAK Generation VII Power Modules Thyristor/Diode and Thyristor/Thyristor, 75 A Vishay Semiconductors

## ORDERING INFORMATION TABLE




- 1** - Module type
- 2** - Circuit configuration (see end of datasheet)
- 3** - Current code (75 A)
- 4** - Voltage code (see Voltage Ratings table)

### Note

- To order the optional hardware go to [www.vishay.com/doc?95172](http://www.vishay.com/doc?95172)

## CIRCUIT CONFIGURATION



### LINKS TO RELATED DOCUMENTS

Dimensions	<a href="http://www.vishay.com/doc?95368">www.vishay.com/doc?95368</a>
------------	--



## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.