

Charge Pump DC-to-DC Voltage Converter

Features

- Wide Input Voltage Range: +1.5V to +10V
- Efficient Voltage Conversion (99.9%, typ)
- Excellent Power Efficiency (98%, typ)
- Low Power Consumption: 80 μ A (typ) @ V_{IN} = 5V
- · Low Cost and Easy to Use
 - Only Two External Capacitors Required
- Available in 8-Pin Small Outline (SOIC), 8-Pin PDIP and 8-Pin CERDIP Packages
- Improved ESD Protection (3 kV HBM)
- No External Diode Required for High-Voltage Operation

Applications

- · RS-232 Negative Power Supply
- Simple Conversion of +5V to ±5V Supplies
- Voltage Multiplication V_{OUT} = ± n V⁺
- Negative Supplies for Data Acquisition Systems and Instrumentation


General Description

The TC7660 device is a pin-compatible replacement for the industry standard 7660 charge pump voltage converter. It converts a +1.5V to +10V input to a corresponding -1.5V to -10V output using only two low-cost capacitors, eliminating inductors and their associated cost, size and electromagnetic interference (EMI).


The on-board oscillator operates at a nominal frequency of 10 kHz. Operation below 10 kHz (for lower supply current applications) is possible by connecting an external capacitor from OSC to ground.

The TC7660 is available in 8-Pin PDIP, 8-Pin Small Outline (SOIC) and 8-Pin CERDIP packages in commercial and extended temperature ranges.

Package Types



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Supply Voltage	+10.5V
LV and OSC Inputs Voltage (Note 1)	0.3V to V_{SS} for $V^+ < 5.5V$
	($V^+ - 5.5V$) to (V^+) for $V^+ > 5.5V$
Current Into LV (Note 1)	20 µA for V ⁺ > 3.5V
Output Short Duration (V _{SUPPLY} ≤ 5.5V)	
Package Power Dissipation (T _A ≤ +70°C)	
CERDIP	800 mW
PDIP	730 mW
SOIC	470 mW
Operating Temperature Range	
C Suffix	0°C to +70°C
l Suffix	
E Suffix	40°C to +85°C
M Suffix	
ESD protection on all pins (HBM)	≥ 3 kV
Maximum Junction Temperature	+150°C

[†] Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, specifications measured over operating temperature range with $V^+ = 5V$, $C_{OSC} = 0$, refer to test circuit in Figure 5-1.

C _{OSC} = 0, feler to test circuit in Figure 5-1.							
Parameters	Sym	Min	Тур	Max	Units	Conditions	
Supply Current	I ⁺	_	80	180	μΑ	R _L = ∞	
Supply Voltage Range, High	V ⁺ H	3.0	_	10	V	$Min \le T_A \le Max$, $R_L = 10 \text{ k}\Omega$, LV Open	
Supply Voltage Range, Low	V ⁺ L	1.5		3.5	V	$Min \le T_A \le Max$, $R_L = 10 \text{ k}\Omega$, LV to GND	
Output Source Resistance	R _{OUT}	_	70	100	Ω	I _{OUT} =20 mA, T _A = +25°C	
		_	-	120		I_{OUT} =20 mA, $T_A \le +70^{\circ}C$ (C Device)	
		_		130		I _{OUT} =20 mA, T _A ≤ +85°C (E and I Device)	
		_	104	150		I_{OUT} =20 mA, $T_A \le +125^{\circ}C$ (M Device)	
		_	150	300		$V^{+} = 2V$, $I_{OUT} = 3$ mA, LV to GND $0^{\circ}C \le T_{A} \le +70^{\circ}C$	
		_	160	600		V^+ = 2V, I_{OUT} = 3 mA, LV to GND -55°C \leq T _A \leq +125°C (M Device)	
Oscillator Frequency	f _{OSC}	_	10	_	kHz	Pin 7 open	
Switching Frequency	F _{SW}	_	5	_	kHz	Note 2	
Power Efficiency	P _{EFF}	95	98	_	%	$R_L = 5 \text{ k}\Omega$	
Voltage Conversion Efficiency	V _{OUTEFF}	97	99.9	_	%	R _L = ∞	
Oscillator Impedance	Z _{OSC}	_	1.0	_	ΜΩ	V ⁺ = 2V	
		_	100	_	kΩ	V ⁺ = 5V	

Note 1: Destructive latch-up may occur if voltages greater than V⁺ or less than GND are supplied to any input pin.

^{2:} The pump frequency with external clocking, as with internal clocking, will be 1/2 of the clock frequency.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, C_1 = C_2 = 10 μ F, ESR_{C1} = ESR_{C2} = 1 Ω , T_A = 25°C. See Figure 5-1.




FIGURE 2-1: Operating Voltage vs. Temperature.




FIGURE 2-2: Output Source Resistance vs. Supply Voltage.




FIGURE 2-3: Frequency of Oscillation vs. Oscillator Capacitance.




FIGURE 2-4: Power Conversion Efficiency vs. Oscillator Frequency.




FIGURE 2-5: Output Source Resistance vs. Temperature.




FIGURE 2-6: Unloaded Oscillator Frequency vs. Temperature.

Note: Unless otherwise indicated, C_1 = C_2 = 10 μ F, ESR_{C1} = ESR_{C2} = 1 Ω , T_A = 25°C. See Figure 5-1.




FIGURE 2-7: Current.

Output Voltage vs. Output




FIGURE 2-8: Supply Current and Power Conversion Efficiency vs. Load Current.




FIGURE 2-9: Current.

Output Voltage vs. Load




FIGURE 2-10: Current.

Output Voltage vs. Load




FIGURE 2-11: Supply Current and Power Conversion Efficiency vs. Load Current.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin No.	Symbol	Description		
1	NC	No connection		
2	CAP ⁺	Charge pump capacitor positive terminal		
3	GND	Ground terminal		
4	CAP-	Charge pump capacitor negative terminal		
5	V _{OUT}	Output voltage		
6	LV	Low-voltage pin. Connect to GND for V+ < 3.5V		
7	OSC	Oscillator control input. Bypass with an external capacitor to slow the oscillator		
8	V ⁺	Power supply positive voltage input		

3.1 Charge Pump Capacitor (CAP⁺)

The positive connection for the charge pump capacitor, or flying capacitor, is used to transfer charge from the input source to the output. In the voltage-inverting configuration, the charge pump capacitor is charged to the input voltage during the first half of the switching cycle. During the second half of the switching cycle, the charge pump capacitor is inverted and charge is transferred to the output capacitor and load.

It is recommended that a low ESR (equivalent series resistance) capacitor be used. Additionally, larger values will lower the output resistance.

3.2 Ground (GND)

Input and output zero volt reference.

3.3 Charge Pump Capacitor (CAP)

Negative connection for the charge pump capacitor, or flying capacitor, used to transfer charge from the input to the output. Proper orientation is imperative when using a polarized capacitor.

3.4 Output Voltage (V_{OUT})

Negative connection for the charge pump output capacitor. In the voltage-inverting configuration, the charge pump output capacitor supplies the output load during the first half of the switching cycle. During the second half of the switching cycle, charge is restored to the charge pump output capacitor.

It is recommended that a low ESR (equivalent series resistance) capacitor be used. Additionally, larger values will lower the output ripple.

3.5 Low-Voltage Pin (LV)

The low-voltage pin ensures proper operation of the internal oscillator for input voltages below 3.5V. The low-voltage pin should be connected to ground (GND) for input voltages below 3.5V. Otherwise, the low-voltage pin should be allowed to float.

3.6 Oscillator Control Input (OSC)

The oscillator control input can be utilized to slow down or speed up the operation of the TC7660. Refer to Section 5.4 "Changing the TC7660 Oscillator Frequency", for details on altering the oscillator frequency.

3.7 Power Supply (V⁺)

Positive power supply input voltage connection. It is recommended that a low ESR (equivalent series resistance) capacitor be used to bypass the power supply input to ground (GND).

4.0 DETAILED DESCRIPTION

4.1 Theory of Operation

The TC7660 charge pump converter inverts the voltage applied to the V⁺pin. The conversion consists of a two-phase operation (Figure 4-1). During the first phase, switches S_2 and S_4 are open and switches S_1 and S_3 are closed. C_1 charges to the voltage applied to the V⁺pin, with the load current being supplied from C_2 . During the second phase, switches S_2 and S_4 are closed and switches S_1 and S_3 are open. Charge is transferred from C_1 to C_2 , with the load current being supplied from C_1 .




FIGURE 4-1: Ideal Switched Capacitor Inverter.

In this manner, the TC7660 performs a voltage inversion but does not provide regulation. The average output voltage will drop in a linear manner with respect to load current. The equivalent circuit of the charge pump inverter can be modeled as an ideal voltage source in series with a resistor, as shown in Figure 4-2.




FIGURE 4-2: Switched Capacitor Inverter Equivalent Circuit Model.

The value of the series resistor (R_{OUT}) is a function of the switching frequency, capacitance and equivalent series resistance (ESR) of C_1 and C_2 and the on-resistance of switches S_1 , S_2 , S_3 and S_4 . A close approximation for R_{OUT} is given in the following equation:

EQUATION 1:

$$R_{OUT} = \left[\frac{1}{f_{PIIMP} \times C1} + 8R_{SW} + 4ESR_{C1} + ESR_{C2} \right]$$

Where:

$$f_{PUMP} = \frac{f_{OSC}}{2}$$

 R_{SW} = on-resistance of the switches

 ESR_{C1} = equivalent series resistance of C₁

 ESR_{C2} = equivalent series resistance of C₂

4.2 Switched Capacitor Inverter Power Losses

The overall power loss of a switched capacitor inverter is affected by four factors:

- Losses from power consumed by the internal oscillator, switch drive, etc. These losses will vary with input voltage, temperature and oscillator frequency.
- 2. Conduction losses in the non-ideal switches.
- Losses due to the non-ideal nature of the external capacitors.
- Losses that occur during charge transfer from C₁ to C₂ when a voltage difference between the capacitors exists.

Figure 4-3 depicts the non-ideal elements associated with the switched capacitor inverter power loss.




FIGURE 4-3: Non-Ideal Switched Capacitor Inverter.

The power loss is calculated using the following equation:

EQUATION 2:

$$P_{LOSS} = I_{OUT}^2 \times R_{OUT} + I_{DD} \times V^{+}$$

5.0 APPLICATIONS INFORMATION




FIGURE 5-1: TC7660 Test Circuit.

5.1 Simple Negative Voltage Converter

Figure 5-2 shows typical connections to provide a negative supply where a positive supply is available. A similar scheme may be employed for supply voltages anywhere in the operating range of +1.5V to +10V, keeping in mind that pin 6 (LV) is tied to the supply negative (GND) only for supply voltages below 3.5V.




FIGURE 5-2: Simple Negative Converter.

The output characteristics of the circuit in Figure 5-2 are those of a nearly ideal voltage source in series with a 70Ω resistor. Thus, for a load current of -10 mA and a supply voltage of +5V, the output voltage would be -4.3V.

5.2 Paralleling Devices

To reduce the value of R_{OUT} , multiple TC7660 voltage converters can be connected in parallel (Figure 5-3). The output resistance will be reduced by approximately a factor of n, where n is the number of devices connected in parallel.

EQUATION 3:

$$R_{OUT} = \frac{R_{OUT}(of TC7660)}{n (number of devices)}$$

While each device requires its own pump capacitor (C_1) , all devices may share one reservoir capacitor (C_2) . To preserve ripple performance, the value of C_2 should be scaled according to the number of devices connected in parallel.

5.3 Cascading Devices

A larger negative multiplication of the initial supply voltage can be obtained by cascading multiple TC7660 devices. The output voltage and the output resistance will both increase by approximately a factor of n, where n is the number of devices cascaded.

EQUATION 4:

$$V_{OUT} = -n(V^{+})$$

$$R_{OUT} = n \times R_{OUT}(of TC7660)$$




FIGURE 5-3: Paralleling Devices Lowers Output Impedance.




FIGURE 5-4: Increased Output Voltage By Cascading Devices.

5.4 Changing the TC7660 Oscillator Frequency

The operating frequency of the TC7660 can be changed in order to optimize system performance. The frequency can be increased by over-driving the OSC input (Figure 5-5). Any CMOS logic gate can be utilized in conjunction with a 1 k Ω series resistor. The resistor is required to prevent device latch-up. While TTL level signals can be utilized, an additional 10 k Ω pull-up resistor to V † is required. Transitions occur on the rising edge of the clock input. The resultant output voltage ripple frequency is one-half the clock input. Higher clock frequencies allow for the use of smaller pump and reservoir capacitors for a given output voltage ripple and droop. Additionally, this allows the TC7660 to be synchronized to an external clock, eliminating undesirable beat frequencies.

At light loads, lowering the oscillator frequency can increase the efficiency of the TC7660 (Figure 5-6). By lowering the oscillator frequency, the switching losses are reduced. Refer to Figure 2-3 to determine the typical operating frequency based on the value of the external capacitor. At lower operating frequencies, it may be necessary to increase the values of the pump and reservoir capacitors in order to maintain the desired output voltage ripple and output impedance.




FIGURE 5-5: External Clocking.




FIGURE 5-6: Lowering Oscillator Frequency.

5.5 Positive Voltage Multiplication

Positive voltage multiplication can be obtained by employing two external diodes (Figure 5-7). Refer to the theory of operation of the TC7660 (Section 4.1 "Theory of Operation"). During the half cycle when switch S_2 is closed, capacitor C_1 of Figure 5-7 is charged up to a voltage of V^+ - V_{F1} , where V_{F1} is the forward voltage drop of diode D_1 . During the next half cycle, switch S_1 is closed, shifting the reference of capacitor C_1 from GND to V^+ . The energy in capacitor C_1 is transferred to capacitor C_2 through diode D_2 , producing an output voltage of approximately:

EQUATION 5:

 $V_{OUT} = 2 \times V^{+} - (V_{FI} + V_{F2})$

where:

 V_{F1} is the forward voltage drop of diode D_1 and

 V_{F2} is the forward voltage drop of diode D_2 .




FIGURE 5-7: Positive Voltage Multiplier.

5.6 Combined Negative Voltage Conversion and Positive Supply Multiplication

Simultaneous voltage inversion and positive voltage multiplication can be obtained (Figure 5-8). Capacitors C_1 and C_3 perform the voltage inversion, while capacitors C_2 and C_4 , plus the two diodes, perform the positive voltage multiplication. Capacitors C_1 and C_2 are the pump capacitors, while capacitors C_3 and C_4 are the reservoir capacitors for their respective functions. Both functions utilize the same switches of the TC7660. As a result, if either output is loaded, both outputs will drop towards GND.




FIGURE 5-8: Combined Negative Converter and Positive Multiplier.

5.7 Efficient Positive Voltage Multiplication/Conversion

Since the switches that allow the charge pumping operation are bidirectional, the charge transfer can be performed backwards as easily as forwards. Figure 5-9 shows a TC7660 transforming -5V to +5V (or +5V to +10V, etc.). The only problem here is that the internal clock and switch-drive section will not operate until some positive voltage has been generated. An initial inefficient pump, as shown in Figure 5-8, could be used to start this circuit up, after which it will bypass the other (D_1 and D_2 in Figure 5-8 would never turn on), or else the diode and resistor shown dotted in Figure 5-9 can be used to "force" the internal regulator on.





FIGURE 5-9: Positive Voltage Conversion.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information






Example



Example



8-Lead CERDIP (.300")




Example




Example




8-Lead SOIC (3.90 mm)



Example



Example



Legend: XX...X Customer-specific information


Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing No. C04-018-PA Rev G Sheet 1 of 2 $\,$

Note:

8-Lead Plastic Dual In-Line (PA) - 300 mil Body [PDIP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





ALTERNATE LEAD DESIGN

Units		INCHES			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е		.100 BSC		
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115 .130 .195			
Base to Seating Plane	A1	.015			
Shoulder to Shoulder Width	Е	.290 .310 .325			
Molded Package Width	E1	.240 .250 .280			
Overall Length	D	.348 .365 .400			
Tip to Seating Plane	L	.115 .130 .150			
Lead Thickness	С	.008 .010 .01		.015	
Upper Lead Width	b1	.040 .060 .070		.070	
Lower Lead Width	b	.014 .018 .022			
Overall Row Spacing § eB		-	-	.430	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


 ${\it BSC: Basic \ Dimension. \ Theoretically \ exact \ value \ shown \ without \ tolerances.}$

5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-PA Rev G Sheet 2 of 2

8-Lead Ceramic Dual In-Line (JA) ~ .300" Body [CERDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		INCHES			
Dimension	MIN	NOM	MAX		
Number of Pins	N	N 8			
Pitch	е		.100 BSC		
Top to Seating Plane	Α	200			
Base to Seating Plane §	A1	.015			
Ceramic Package Height	A2	.140175			
Shoulder to Shoulder Width	Е	.290320			
Ceramic Pkg. Width	E1	.230 .248 .300			
Overall Length	D	.370 .380 .400			
Tip to Seating Plane	L	.125200		.200	
Lead Thickness	С	.00801		.015	
Upper Lead Width	b1	.045065		.065	
Lower Lead Width	b	.015023			
Overall Row Spacing	E2	.314410			

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-001C

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-00057-OA Rev L Sheet 1 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	1	_	1.75
Molded Package Thickness	A2	1.25	_	-
Standoff §	A1	0.10	_	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25 – 0.50		
Foot Length	L	0.40	_	1.27
Footprint	L1	1.04 REF		
Lead Thickness	С	0.17	_	0.25
Lead Width	b	0.31	_	0.51
Lead Bend Radius	R	0.07 – –		_
Lead Bend Radius	R1	0.07	_	_
Foot Angle	θ	0°	_	8°
Mold Draft Angle	θ1	5°	_	15°
Lead Angle	θ2	0° – –		

Notes:

- 1. The Pin 1 visual index feature may vary, but it must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-00057-OA Rev L Sheet 2 of 2

Note:

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С	5.40			
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-02057-OA Rev L

APPENDIX A: REVISION HISTORY

Revision D (June 2025)

The following is the list of modifications.

- 1. Added "Switching Frequency" parameter to Electrical Characteristics table.
- 2. Updated the Package Outline Drawings in **Section 6.0 "Packaging Information"**.
- 3. Minor changes throughout the document.

Revision C (March 2012)

The following is the list of modifications.

- 1. Updated Figure 5-6.
- 2. Added Appendix A.

Revision B (March 2003)

· Undocumented changes.

Revision A (May 2002)

· Original release of this document.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX 	Examples: a) TC7660COA: Copackage. b) TC7660COA713: Temp., SOIC pacl
Device:	TC7660: DC-to-DC Voltage Converter	c) TC7660CPA: Co package. d) TC7660EOA: Ext package.
Temperature Range:	C = 0°C to +70°C E = -40°C to +85°C I = -25°C to +85°C (CERDIP only) M = -55°C to +125°C (CERDIP only)	e) TC7660EOA713: Temp., SOIC pacl f) TC7660EPA: Exi package. g) TC7660IJA: Ind
Package:	PA = Plastic DIP, (300 mil body), 8-lead JA = Ceramic DIP, (300 mil body), 8-lead OA = SOIC (Narrow), 8-lead OA713 = SOIC (Narrow), 8-lead (Tape and Reel)	package h) TC7660MJA: Mil package.

- ommercial Temp., SOIC
- :Tape and Reel, Commercial ckage.
- ommercial Temp., PDIP
- ctended Temp., SOIC
- :Tape and Reel, Extended
- tended Temp., PDIP
- dustrial Temp., CERDIP
- ilitary Temp., CERDIP

Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.

ISBN: 979-8-3371-0933-6

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code.
 Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.