PL133-67

Low-Power DC to 160 MHz 1:6 Fanout Buffer IC

Features

- 1:6 LVCMOS Output Fanout Buffer from DC to 160 MHz
- Low Additive Phase Jitter of 60 fs_{RMS}
- 8 mA Output Drive Strength
- Low Power Consumption for Portable Applications
- Low Input-Output Delay
- Output-Output Skew <250 ps
- 2.5V to 3.3V, +10% Operation
- 1.8V +10%/–5% Operation up to 67 MHz
- Operating Temperature Range: 0°C to +70°C, –40°C to +85°C, or –40°C to +105°C
- Available in 16-Pin TSSOP Package

Applications

- Low Power Applications

General Description

The PL133-67 is an advanced fanout buffer designed for high performance, low-power, small form factor applications. The PL133-67 accepts a reference clock input from DC to 160 MHz and provides six outputs of the same frequency with ultra-low additive jitter.

The PL133-67 is available in a TSSOP-16L package.

The PL133-67 outputs can be disabled to a high impedance (tri-state) by pulling low the OE pin. When the OE pin is high, the outputs are enabled and follow the REF input signal. When the OE pin is left open, a pull-up resistor on the chip will default the OE pin to logic 1 so the outputs are enabled.

Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage to Ground Potential ..... –0.5V to +4.6V
DC Input Voltage ..... V_{SS} –0.5V to +4.6V
Static Discharge Voltage
(Per MIL-STD-883, Method 3015)..... >2000V

Operating Ratings †

Supply Voltage, V_{DD} ..... 1.71V to 3.63V

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Electrical Characteristics:

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Input Low Voltage	V_{IL}	—	—	0.3xV_{DD}	V	Note 1
Input High Voltage	V_{IH}	0.7xV_{DD}	—	—	V	Note 1
Input Low Current	I_{IL}	—	—	50	µA	V_{IN} = 0V
Input High Current	I_{IH}	—	—	100	µA	V_{IN} = V_{DD}
Supply Current	I_{DD}	—	—	32	mA	66.67 MHz with unloaded outputs
Output Low Voltage	V_{OL}	—	—	0.5	V	I_O = 8 mA, V_{DD} = 3.3V
		—	—	0.5		I_O = 6 mA, V_{DD} = 2.5V
		—	—	0.5		I_O = 4 mA, V_{DD} = 1.8V
Output High Voltage	V_{OH}	V_{DD} - 0.5	—	—	V	I_O = –8 mA, V_{DD} = 3.3V
		V_{DD} - 0.5	—	—		I_O = –6 mA, V_{DD} = 2.5V
		V_{DD} - 0.5	—	—		I_O = –4 mA, V_{DD} = 1.8V
OE Pin Pull-Up Resistance	R_{PU}	—	120	—	k9	—
Load Capacitance	C_L	—	—	30	pF	Load Capacitance, below 100 MHz, V_{DD} > 2.25V
		—	—	10		Load Capacitance between 100 MHz and 134 MHz, V_{DD} > 2.25V
		—	—	5		Load Capacitance, above 134 MHz, V_{DD} > 2.25V
		—	—	15		Load Capacitance, below 67 MHz, 1.71V < V_{DD} < 2.25V
Input Capacitance	C_{IN}	—	—	7	pF	—
Power-Up Time	t_{PU}	0.05	—	50	ms	Power-up time for all V_{DD} to reach minimum specified voltage (power ramps must be monotonic)

Note 1: REF input has a threshold voltage of V_{DD}/2.

SWITCHING CHARACTERISTICS Note 2

Electrical Characteristics:

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Operating Frequency	f	DC	—	160	MHz	V_{DD} = 3.3V, 2.5V
		DC	—	67	MHz	V_{DD} = 1.8V
Duty Cycle = $t_2 \div t_1$	—	40	50	60	%	Measured at $V_{DD}/2$, Input is 50%
Rise Time	t_3	—	—	1.5	ns	Measured between 0.8V and 2.0V
Fall Time	t_4	—	—	1.5	ns	Measured between 0.8V and 2.0V
Output to Output Skew Note 1	t_5	—	—	250	ps	All outputs equally loaded.
Propagation Delay, REF Rising Edge to CLKX Rising Edge Note 1	t_6	1	5	9.2	ns	Measured at $V_{DD}/2$

Note 1: Parameter is ensured by design and characterization.

2: All parameters are specified with loaded outputs.

NOISE CHARACTERISTICS

Electrical Characteristics:

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Additive Phase Jitter	—	—	60	—	fs	V_{DD} = 3.3V, Frequency = 100 MHz Integration range 12 kHz to 20 MHz

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Symbol	Min.	Typ.	Max.	Units	Conditions
Temperature Ranges						
Ambient Operating Temperature (T)	T_A	–40	—	+105	°C	Ordering Option E
		–40	—	+85	°C	Ordering Option I
		0	—	+70	°C	Ordering Option C
Junction Temperature	T_J	—	—	+150	°C	—
Storage Temperature Range	T_S	–65	—	+150	°C	—
Package Thermal Resistance						
16-Lead TSSOP	$R_{\theta JA}$	—	—	90	°C/W	—

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

2.0 PIN DESCRIPTIONS



FIGURE 2-1: *Pin Configuration, 16-Lead TSSOP Package.*

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	P8in Name	Type	Description
1	REF	I	Input reference frequency
3	CLK0	O	Buffered clock output
6	CLK1	O	Buffered clock output
7	CLK2	O	Buffered clock output
10	CLK3	O	Buffered clock output
11	CLK4	O	Buffered clock output
14	CLK5	O	Buffered clock output
4, 13	VDD	P	VDD connection
5, 9, 12	GND	P	GND connection
8	OE	I	Output enable control input with 130 kΩ pull-up
2, 15, 16	DNC	—	Do not connect

3.0 NOMINAL PERFORMANCE CHARACTERISTICS

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



FIGURE 3-1: *PL133-67 Additive Phase Jitter: V_{DD} = 3.3V, CLK-100 MHz, Integration Range 12 kHz to 20 MHz, 0.059 ps Typical.*

When a buffer is used to pass a signal, the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. The noise added by the buffer to the input signal is quantified by the additive phase jitter defined by the following formula:

EQUATION 3-1:

$$AdditivePhaseJitter = \sqrt{(OutputPhaseJitter)^2 - (InputPhaseJitter)^2}$$

4.0 SWITCHING WAVEFORMS



FIGURE 4-1: *Duty Cycle Timing.*



FIGURE 4-2: *All Outputs rise/Fall Time.*



FIGURE 4-3: *Output to Output Skew.*



FIGURE 4-4: *Input-Output Propagation Delay.*

5.0 TEST CIRCUIT



FIGURE 5-1: *Test Circuit.*

6.0 LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

6.1 Signal Integrity and Termination Considerations

- Keep traces short
- Trace = Inductor. With a capacitive load this equals ringing
- Long trace = Transmission Line. Without proper termination this will cause reflections ringing and waveforms and degradations.
- Use stripline or microstrip with defined impedance for long traces (> 1 inch)
- Match traces on one side of the board to avoid reflections bouncing back and forth.

6.2 Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependent. Typical values to use are 0.1 µF for designs using frequencies <50 MHz and 0.01 µF for designs using frequencies >50 MHz



FIGURE 6-1: *Typical CMOS Termination.*

Note: R_S + R_O (R_O: Driver's output impedance) should match the transmission line characteristic impedance (50Ω) to prevent reflections from the driver back to the receiver.

7.0 PACKAGING INFORMATION

7.1 Package Marking Information

16-Lead TSSOP*



Example



Legend:	XX...X	Product code, customer-specific information, or frequency in MHz without printed decimal point
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week ‘01’)
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	●, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (_) and/or Overbar (¯) symbol may not be to scale.

16-Lead Plastic Thin Shrink Small Outline Package (D8X) 4.4mm Body [TSSOP]



TOP VIEW

END VIEW



SIDE VIEW

Microchip Technology Drawing C04-00068 Rev B Sheet 1 of 2

16-Lead Plastic Thin Shrink Small Outline Package (D8X) 4.4mm Body [TSSOP]



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		16	
Pitch	e		0.65 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)		1.00 REF	
Foot Angle		0°	-	8°
Lead Thickness	c	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M

   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-00068 Rev B Sheet 2 of 2

16-Lead Plastic Thin Shrink Small Outline Package (D8X) 4.4mm Body [TSSOP]



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Length	Y2			2.70
Optional Center Pad Width	X2			2.70
Clearance Between Contact Pads	G1	4.40		
Contact Pad To Center Pad	G	0.73		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X16)	X1			0.45
Contact Pad Length (X16)	Y1			1.50
Distance Between Pads	GX	0.20		
Overall Width	Z1			7.40

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-02068 Rev B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (January 2026)

- Converted Micrel legacy data sheet PL133-67 to Microchip data sheet DS20007035A.
- Minor text edits throughout.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	X	X	-X
Device	Package	Temperature Range	Media Type

Device:	PL133-67:		Low-Power DC to 160 MHz 1:6 Fanout Buffer IC
Package:	O	=	16-Lead TSSOP
Temperature Range:	E	=	–40°C to +105°C
	I	=	–40°C to +85°C
	C	=	0°C to +70°C
Media Type:	(blank)	=	96/Tube
	R	=	2,500/Reel

Examples:

a) PL133-67OE	Low-Power DC to 160 MHz 1:6 Fanout Buffer IC, TSSOP Package, –40°C to +105°C, 96/Tube
b) PL133-67OE-R	Low-Power DC to 160 MHz 1:6 Fanout Buffer IC, TSSOP Package, –40°C to +105°C, 2,500/Reel
c) PL133-67OI	Low-Power DC to 160 MHz 1:6 Fanout Buffer IC, TSSOP Package, –40°C to +85°C, 96/Tube
d) PL133-67OI-R	Low-Power DC to 160 MHz 1:6 Fanout Buffer IC, TSSOP Package, –40°C to +85°C, 2,500/Reel
e) PL133-67OC	Low-Power DC to 160 MHz 1:6 Fanout Buffer IC, TSSOP Package, 0°C to +70°C, 96/Tube
f) PL133-67OC-R	Low-Power DC to 160 MHz 1:6 Fanout Buffer IC, TSSOP Package, 0°C to +70°C, 2,500/Reel

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

NOTES:

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.

ISBN: 979-8-3371-2620-3

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.