

X20DC1178

Data sheet
2.30 (October 2024)



Publishing information

B&R Industrial Automation GmbH

B&R Strasse 1

5142 Eggelsberg

Austria

Telephone: +43 7748 6586-0

Fax: +43 7748 6586-26

office@br-automation.com

Disclaimer

All information in this document is current as of its creation. The contents of this document are subject to change without notice. B&R Industrial Automation GmbH assumes unlimited liability in particular for technical or editorial errors in this document only (i) in the event of gross negligence or (ii) for culpably inflicted personal injury. Beyond that, liability is excluded to the extent permitted by law. Liability in cases in which the law stipulates mandatory unlimited liability (such as product liability) remains unaffected. Liability for indirect damage, consequential damage, business interruption, loss of profit or loss of information and data is excluded, in particular for damage that is directly or indirectly attributable to the delivery, performance and use of this material.

B&R Industrial Automation GmbH notes that the software and hardware designations and brand names of the respective companies used in this document are subject to general trademark, brand or patent protection.

Hardware and software from third-party suppliers referenced in this document is subject exclusively to the respective terms of use of these third-party providers. B&R Industrial Automation GmbH assumes no liability in this regard. Any recommendations made by B&R Industrial Automation GmbH are not contractual content, but merely non-binding information for which no liability is assumed. When using hardware and software from third-party suppliers, the relevant user documentation of these third-party suppliers must additionally be consulted and, in particular, the safety guidelines and technical specifications contained therein must be observed. The compatibility of the products from B&R Industrial Automation GmbH described in this document with hardware and software from third-party suppliers is not contractual content unless this has been separately agreed in individual cases; in this respect, warranty for such compatibility is excluded in any case, and it is the sole responsibility of the customer to verify this compatibility in advance.

Version history

B&R makes every effort to keep documents as current as possible. The most current versions are available for download on the B&R website (www.br-automation.com).

1 General information

1.1 Other applicable documents

For additional and supplementary information, see the following documents.

Other applicable documents

Document name	Title
MAX20	X20 System user's manual

1.2 Order data


Order number	Short description	Figure
	Counter functions	
X20DC1178	X20 digital counter module, 1 SSI absolute encoder, 5 V, 1 Mbit/s, 32-bit, encoder monitoring, NetTime function	
	Required accessories	
	Bus modules	
X20BM11	X20 bus module, 24 VDC keyed, internal I/O power supply connected through	
X20BM15	X20 bus module, with node number switch, 24 VDC keyed, internal I/O power supply connected through	
	Terminal blocks	
X20TB12	X20 terminal block, 12-pin, 24 VDC keyed	

Table 1: X20DC1178 - Order data

1.3 Module description

This module is equipped with 1 input for SSI absolute encoders with 5 V encoder signal.

Functions:

- [SSI absolute encoder](#)
- [Monitoring signal lines](#)
- [Monitoring the encoder power supply](#)
- [DATA_to_SafeDATA](#)
- [NetTime Technology](#)

SSI absolute encoder

Absolute encoders are linear or angular encoders used as position encoders on machine tools, in handling and automation technology, and on measuring and testing equipment. The absolute measured value is available without referencing immediately after switching on.

Monitoring status of channels

All channels can be monitored for an open circuit, short circuit or low voltage levels.

Monitoring the supply voltage

The encoder power supply voltage is monitored.

Can be used with a SafeLOGIC controller

The module can create a safe signal from 2 independent standard signals and can therefore be used together with other safety modules.

NetTime timestamp of the counter

For many applications, not only the counter value is important, but also the exact time of the counter change. For this purpose, the module has a NetTime function that provides the recorded counter value with a timestamp accurate to microseconds.

2 Technical description

2.1 Technical data

Order number	X20DC1178
Short description	
I/O module	1 SSI absolute encoder 5 V
General information	
B&R ID code	0xA708
Status indicators	I/O function per channel, operating state, module status
Diagnostics	
Module run/error	Yes, using LED status indicator and software
Power consumption	
Bus	0.01 W
Internal I/O	1.1 W
Additional power dissipation caused by actuators (resistive) [W]	-
Type of signal lines	Shielded lines must be used for all signal lines.
Certifications	
CE	Yes
UKCA	Yes
ATEX	Zone 2, II 3G Ex nA nC IIA T5 Gc IP20, Ta (see X20 user's manual) FTZÚ 09 ATEX 0083X
UL	cULus E115267 Industrial control equipment
HazLoc	cCSAus 244665 Process control equipment for hazardous locations Class I, Division 2, Groups ABCD, T5
DNV	Temperature: B (0 to 55°C) Humidity: B (up to 100%) Vibration: B (4 g) EMC: B (bridge and open deck)
CCS	Yes
LR	ENV1
KR	Yes
ABS	Yes
BV	EC33B Temperature: 5 - 55°C Vibration: 4 g EMC: Bridge and open deck
KC	Yes
Digital inputs	
Quantity	2
Nominal voltage	24 VDC
Input characteristics per EN 61131-2	Type 1
Input voltage	24 VDC -15% / +20%
Input current at 24 VDC	Approx. 3.3 mA
Input circuit	Sink
Input filter	
Hardware	≤2 µs
Software	-
Connection type	3-wire connections
Input resistance	7.03 kΩ
Switching threshold	
Low	<5 VDC
High	>15 VDC
Insulation voltage between channel and bus	500 V _{eff}
SSI absolute encoder	
Encoder inputs	5 V, symmetrical
Counter size	Up to 32-bit depending on encoder
Max. transfer rate	1 Mbit/s
Coding	Gray/Binary
Minimum diff. slew rate	1 V/µs
Insulation voltage between encoder and bus	500 V _{eff}
Overload characteristics of encoder power supply	Short-circuit proof, overload-proof
Transfer rate	125 kbit/s / 250 kbit/s / 500 kbit/s / 1 Mbit/s

Table 2: X20DC1178 - Technical data


Technical description

Order number	X20DC1178
Encoder power supply	
5 VDC	±5%, module-internal, max. 300 mA
24 VDC	Module-internal, max. 300 mA
Switching threshold	
Low	>1 V
Electrical properties	
Electrical isolation	Channel isolated from bus Channel not isolated from channel
Operating conditions	
Mounting orientation	
Horizontal	Yes
Vertical	Yes
Installation elevation above sea level	
0 to 2000 m	No limitation
>2000 m	Reduction of ambient temperature by 0.5°C per 100 m
Degree of protection per EN 60529	IP20
Ambient conditions	
Temperature	
Operation	
Horizontal mounting orientation	-25 to 60°C
Vertical mounting orientation	-25 to 50°C
Derating	-
Storage	-40 to 85°C
Transport	-40 to 85°C
Relative humidity	
Operation	5 to 95%, non-condensing
Storage	5 to 95%, non-condensing
Transport	5 to 95%, non-condensing
Mechanical properties	
Note	Order 1x terminal block X20TB12 separately. Order 1x bus module X20BM11 separately.
Pitch	12.5 ^{+0.2} mm

Table 2: X20DC1178 - Technical data

2.2 LED status indicators


For a description of the various operating modes, see section "Additional information - Diagnostic LEDs" in the X20 System user's manual.

Figure	LED	Color	Status	Description
	r	Green	Off	No power to module
			Single flash	RESET mode
			Double flash	BOOT mode (during firmware update) ¹⁾
			Blinking	PREOPERATIONAL mode
			On	RUN mode
	e	Red	Off	No power to module or everything OK
			Single flash	Either the encoder monitor has detected a line fault on the encoder inputs or a transfer error has occurred. The status bits must be evaluated in order to provide a more detailed definition of this error. The following error states are detected: <ul style="list-style-type: none"> • Open line • Short-circuit or voltage level too low • SSI cycle time violation • Parity error
			On	Error or reset status
	D1	Green		Input status - Data signal
	1 - 2	Green		Input state of the corresponding digital input


1) Depending on the configuration, a firmware update can take up to several minutes.

2.3 Pinout

Shielded cables must be used for all signal lines.




2.4 Connection example




2.5 Input circuit diagram


Counter input



Standard inputs



2.6 Output circuit diagram



3 Function description

3.1 SSI absolute encoder

This module is equipped with 1 input for SSI absolute encoders.

3.1.1 General information

Absolute encoders output the position information in the form of a digital numerical value. Since this numerical value is unique over the entire triggering area of the absolute encoder, no initial homing procedure such as is required for incremental encoders. The absolute values are transferred from the encoder to the module through a synchronous serial interface (SSI).


3.1.2 Setting the operating parameters

For proper operation, the operating parameters of the SSI absolute encoder must be set in order to correctly evaluate the data received from the encoder.

- **Parity**
Data with or without parity, an error is reported if the even or odd parity does not match.
- **Monostable multivibrator testing**
With the monoflop, the encoder indicates that it is ready to accept a new clock cycle.
- **Data coding**
Binary or Gray coding of the data bits
- **Clock rate**
Data transfer speed

3.1.3 Transferring using Synchronous Serial Interface

Transferring using Synchronous Serial Interface



Processing the measured value

- 1) Start bit ... The measured value is saved.
- 2) Output of the first data bit
- 3) All data bits are transferred; the monostable multivibrator time starts to run.
- 4) The monostable multivibrator returns to its initial state; a new transfer can be started.

3.2 Monitoring signal lines

Error monitoring must be individually enabled for each signal channel. An open circuit, short circuit or low voltage levels are reported as an error state. Any errors that occur are reported in the error status registers. When they occur, the error states are latched and remain so until an acknowledgment is received. If an error is still pending however, the error state remains active. After successful acknowledgment, however, the acknowledgment register bits must be reset. Otherwise, a new error will not be detected.

The error states can be acknowledged both [manually](#) as well as [automatically](#).

Automatic time specification

In addition, the error state can be switched on using a time specification during automatic acknowledgment. If a valid time is set, manual acknowledgment is still possible, but automatic acknowledgment in the module is also triggered after the specified time has elapsed. If the error state has not been corrected, the error state remains pending and the time is restarted. It is important to ensure that the time specification is configured long enough to allow the primary system to reliably detect the status messages. If the time specification = 0, acknowledgment is only possible with the cyclic acknowledgment registers.



Information:

The registers are described in ["Signal line error states" on page 23](#).

3.2.1 Manual acknowledgment of latched error states

The latched error states of the signal lines from the encoder can be acknowledged manually. However, if there are still pending errors remaining, then the error status remains active. After successfully acknowledging the errors (latched error status = 0), the acknowledge bits must still be reset by the user or else a re-occurrence of an error could be overlooked by the user.

Example 1: Cause of error corrected before being acknowledged
 An error has occurred on a signal line. The error state is detected and latched by the module. The error is acknowledged by the user after the cause of error has been corrected. The latched error status changes to zero. The manual acknowledge must now be reset so that any new errors will be recognized by the user.




Figure 1: Cause of error corrected before being acknowledged

Example 2:

Cause of error not yet corrected before being acknowledged

An error has occurred on a signal line. The error state is detected and latched by the module. The error is acknowledged by the user before the cause of error has been corrected. The latched error status remains set because the error is still remaining. Acknowledgment is only successful after the cause of error has been corrected. The latched error status changes to zero. The manual acknowledge must now be reset so that any new errors will be recognized by the user.




Figure 2: Cause of error not yet corrected before being acknowledged

3.2.2 Automatic acknowledgment of latched error states

In addition to manual acknowledgment, automatic Acknowledgment of the latched error states can be switched on using a time setting. It is important to note that the time specification is configured long enough so that the higher-level system can reliably recognize the status messages or that the validity of the counter value can be reliably determined via the age.

If the time specification = 0, then only manual acknowledgment is possible.

Example 1:

An error has occurred on a signal line. The error state is detected and latched by the module. The time for automatic acknowledgment starts counting after the cause of error has been corrected. The error is acknowledged as soon as the time expires. The latched error status changes to zero.




Figure 3: Latched error state acknowledged automatically

Function description

Example 2: Automatic and manual acknowledge used
An error has occurred on a signal line. The error state is detected and latched by the module. The time for automatic acknowledgment starts counting after the cause of error has been corrected.
The error is acknowledged manually by the user before the time expires. The latched error status changes to zero. The manual acknowledge must now be reset so that any new errors will be recognized by the user.




Figure 4: Automatic and manual acknowledge used

3.3 Monitoring the encoder

The state of the encoder is monitored during position detection. When they occur, the error states are latched and remain so until an acknowledgment is received.

Causes of a cycle time error trigger

- The transfer is still active: This means that the set cycle time is shorter than the time resulting from the sum of the data and stop bits and the clock rate.
- The monoflop level does not match the start level setting.
- Error state of the signal line (open circuit, short circuit) is displayed.

Causes of a data error trigger

- The parity bit does not match.
- Error state of the signal line (open circuit, short circuit) is active during transfer.

Any errors that occur must be acknowledged. If an error is still pending however, the error state remains active. After successful acknowledgment, however, the acknowledgment register bits must be reset. Otherwise, a new error will not be detected.

3.4 Monitoring the encoder power supply

Monitoring the encoder power supply

The status of the integrated encoder supplies can be read.

Bit	Description
0	24 or 5 VDC encoder supply voltage OK
1	24 or 5 VDC encoder supply voltage faulty



Information:

The register is described in "[Status of encoder supplies](#)" on page 22.

3.5 DATA_to_SafeDATA

Function DATA_to_SafeDATA determines a safe signal from 2 independent standard signals. For this purpose, the standard data of 2 I/O modules are transferred to the SafeLOGIC controller and compared with each other there. With the functions provided in SafeDESIGNER, the resulting data can be used for applications up to PL d.

Function DATA_to_SafeDATA is enabled and the register calls are made using SafeDESIGNER. For more detailed information about the calls, see library DATA_to_SafeDATA_SF contained in SafeDESIGNER.

**Information:**

The registers are described in section ["DATA to SafeDATA" on page 24](#).

3.6 NetTime Technology

NetTime refers to the ability to precisely synchronize and transfer system times between individual components of the controller or network (controller, I/O modules, X2X Link, POWERLINK, etc.).

This allows the moment that events occur to be determined system-wide with microsecond precision. Upcoming events can also be executed precisely at a specified moment.



3.6.1 Time information

Various time information is available in the controller or on the network:

- System time (on the PLC, Automation PC, etc.)
- X2X Link time (for each X2X Link network)
- POWERLINK time (for each POWERLINK network)
- Time data points of I/O modules

The NetTime is based on 32-bit counters, which are increased with microsecond resolution. The sign of the time information changes after 35 min, 47 s, 483 ms and 648 μ s; an overflow occurs after 71 min, 34 s, 967 ms and 296 μ s.


The initialization of the times is based on the system time during the startup of the X2X Link, the I/O modules or the POWERLINK interface.

Current time information in the application can also be determined via library AsIOTime.

3.6.1.1 Controller data points

The NetTime I/O data points of the controller are latched to each system clock and made available.

3.6.1.2 X2X Link - Reference time point



The reference time point on the X2X Link network is always calculated at the half cycle of the X2X Link cycle. This results in a difference between the system time and the X2X Link reference time point when the reference time is read out.

In the example above, this results in a difference of 1 ms, i.e. if the system time and X2X Link reference time are compared at time 25000 in the task, then the system time returns the value 25000 and the X2X Link reference time returns the value 24000.

3.6.2 Timestamp functions

NetTime-capable modules provide various timestamp functions depending on the scope of functions. If a timestamp event occurs, the module immediately saves the current NetTime. After the respective data is transferred to the controller, including this precise moment, the controller can then evaluate the data using its own NetTime (or system time), if necessary.
For details, see the respective module documentation.

3.6.2.1 Time-based inputs

NetTime Technology can be used to determine the exact moment of a rising edge at an input. The rising and falling edges can also be detected and the duration between 2 events can be determined.



Information:

The determined moment always lies in the past.

3.6.2.2 Time-based outputs

NetTime Technology can be used to specify the exact moment of a rising edge on an output. The rising and falling edges can also be specified and a pulse pattern generated from them.



Information:

The specified time must always be in the future, and the set X2X Link cycle time must be taken into account for the definition of the moment.

3.6.2.3 Time-based measurements

NetTime Technology can be used to determine the exact moment of a measurement that has taken place. Both the starting and end moment of the measurement can be transmitted.

4 Commissioning

4.1 Using the module on the bus controller

Function model 254 "Bus controller" is used by default only by non-configurable bus controllers. All other bus controllers can use other registers and functions depending on the fieldbus used.

For detailed information, see section "Additional information - Using I/O modules on the bus controller" in the X20 user's manual (version 3.50 or later).

4.1.1 CAN I/O bus controller

The module occupies 1 analog logical slot on CAN I/O.

5 Register description

5.1 General data points

In addition to the registers described in the register description, the module has additional general data points. These are not module-specific but contain general information such as serial number and hardware variant.

General data points are described in section "Additional information - General data points" in the X20 System user's manual.

5.2 Function model 0 - Standard

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
Configuration						
650	CfO_SystemCyclePrescaler	UINT				•
2049	CfO_CycleSelect	USINT				•
2951	CfO_PhysicalMode	USINT				•
2053	CfO_DataBits	USINT				•
2055	CfO_NullBits	USINT				•
820	CfO_BWQuitTime_0	UDINT				•
815	CfO_BWQuitTimeSelChannel7_0	USINT				•
2059	CfO_BWSSIEnableMaskChannel7_0	USINT				•
Communication						
683	SDCLifeCount	SINT	•			
927	Input status of signal lines	USINT	•			
	DigitalInput01	Bit 4				
	DigitalInput02	Bit 5				
2100	Encoder01	(U)DINT	•			
2102	Encoder01	UINT	•			
2086	Encoder01TimeValid	INT	•			
2084	Encoder01TimeValid	DINT	•			
2094	Encoder01TimeChanged	INT	•			
2092	Encoder01TimeChanged	DINT	•			
259	State of the encoder	USINT	•			
	EncoderCycleTimeViolation	Bit 0				
	EncoderDataError	Bit 1				
323	Acknowledging error status of the encoder	USINT			•	
	EncoderQuitCycleTimeViolation	Bit 0				
	EncoderQuitDataError	Bit 1				
847	Status of signal lines	USINT	•			
	BW_Channel_D	Bit 0				
811	Acknowledging error status of the signal line	USINT			•	
	BW_QuitChannel_D	Bit 0				
843	Status of encoder supplies	USINT	•			
	PowerSupply01	Bit 0				
	PowerSupply02	Bit 1				

SafeLOGIC registers

This module contains additional registers that allow the module to be used with a SafeLOGIC controller.

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
Configuration						
7234	CfO_DTS_SourceRef	INT				•
7237	CfO_DTS_CycleSelect	USINT				•
Communication						
7252	Encoder01	DINT	•			
7260	Encoder01TimeValid	DINT	•			
7266	DTS_SourceRef	INT	•			
7270	DTS_CheckSum	INT	•			

5.3 Function model 254 - Bus controller

Register	Offset ¹⁾	Name	Data type	Read		Write	
				Cyclic	Acyclic	Cyclic	Acyclic
Configuration							
650	-	CfO_SystemCyclePrescaler	UINT				•
2049	-	CfO_CycleSelect	USINT				•
2051	-	CfO_PhysicalMode	USINT				•
2053	-	CfO_DataBits	USINT				•
2055	-	CfO_NullBits	USINT				•
820	-	CfO_BWQuitTime_0	UDINT				•
815	-	CfO_BWQuitTimeSelChannel7_0	USINT				•
2059	-	CfO_BWSSIEnableMaskChannel7_0	USINT				•
Communication							
683		SDCLifeCount	SINT	•			
927	7	Input status of signal lines	USINT	•			
		DigitalInput01	Bit 4				
		DigitalInput02	Bit 5				
2100	-	Encoder01	(U)DINT	•			
2086	4	Encoder01TimeValid	INT	•			
2094	-	Encoder01TimeChanged	INT	•			
259	-	State of the encoder	USINT	•			
		EncoderCycleTimeViolation	Bit 0				
		EncoderDataError	Bit 1				
323	-	Acknowledging error status of the encoder	USINT			•	
		EncoderQuitCycleTimeViolation	Bit 0				
		EncoderQuitDataError	Bit 1				
847	6	Status of signal lines	USINT	•			
		BW_Channel_D	Bit 0				
811	0	Acknowledging error status of the signal line	USINT			•	
		BW_QuitChannel_D	Bit 0				
843	-	Status of encoder supplies	USINT	•			
		PowerSupply01	Bit 0				
		PowerSupply02	Bit 1				

1) The offset specifies the position of the register within the CAN object.

5.4 Physical configuration

The following registers must be set to the specified constant value for correct physical configuration:

5.4.1 Constant register "CfO_BWQuitTimeSelChannel7_0"

Name:

CfO_BWQuitTimeSelChannel7_0

Data type	Value	Information
USINT	0	Bus controller default setting

5.5 Encoder - Configuration

5.5.1 Setting the SSI sampling cycle time

The following two registers define the cycle time for SSI sampling.

Register description

5.5.1.1 Setting the interrupt

Name:

CfO_CycleSelect

This register assigns the principle interrupt setting:

- **Timer configuration (time setting with register "[CfO_SystemCyclePrescaler](#)" on page 20)**
The SSI transfer can be started independently of the X2X cycle. The timer is synchronized to the X2X Link.
- **AOAI**
Configuration with X2X interrupt, one-time start of the SSI transfer in the X2X cycle. The SSI transfer is permitted take up an entire X2X cycle.
- **SOSI**
Configuration with X2X interrupt, one-time start of the SSI transfer in the X2X cycle. If the SSI transfer does not exceed half the X2X cycle, this setting can be used to optimize the response time.

Data type	Value	Information
USINT	3	Timer [μs] ... Time setting with register " CfO_SystemCyclePrescaler " on page 20
	10	AOAI (bus controller default setting)
	14	SOSI

5.5.1.2 Setting the cycle time

Name:

CfO_SystemCyclePrescaler

This register must also be used to configure the desired cycle time for the timer setting.

Data type	Value	Information
USINT	1	50 μs
	2	100 μs (bus controller default setting)
	4	200 μs
	8	400 μs
	16	800 μs
	0	All other settings in register " CfO_CycleSelect " on page 20

5.5.2 Setting operating parameters

Name:

CfO_PhysicalMode

This register is used to set the operating parameters of the SSI encoder in order to correctly evaluate the incoming data from the encoder. For details, see [SSI absolute encoder](#).

Data type	Values	Bus controller default setting
USINT	See the bit structure.	0

Bit structure:

Bit	Name	Value	Information
0 - 1	Parity bit	00	No parity bit (no clock bit output) (bus controller default setting)
		01	Even parity bit
		10	Odd parity bit
		11	Ignore parity bit (clock bit is output, but the result is ignored)
2 - 3	Monostable multivibrator testing	00	No monoflop check (no clock bit output) (bus controller default setting)
		01	Check - Low level
		10	Check - High level
		11	Ignore level check (clock bit is output, but the result is ignored)
4	Data coding	0	Binary coding (bus controller default setting)
		1	Gray coding
5	Reserved	0	
6 - 7	Clock rate	00	1 MHz (bus controller default setting)
		01	500 kHz
		10	250 kHz
		11	125 kHz

5.5.3 Number of data bits

Name:

Cfo_DataBits

This register can be used to set the number of SSI encoder data bits.

Data type	Value	Information
USINT	1 to 32	Number of SSI data bits; Bus controller default setting: 0

5.5.4 Leading zeros of the encoder

Name:

Cfo_NullBits

This register can be used to define the number of SSI encoder leading zeros.

Data type	Value	Information
USINT	1 to 32	Number of leading zeros; Bus controller default setting: 0

5.6 General communication

5.6.1 Counter for verifying the data frame

Name:

SDCLifeCount

The 8-bit counter register is needed for the SDC software package. It is incremented with the system clock to allow the SDC to check the validity of the data frame.

Data type	Values
SINT	-128 to 127

5.6.2 Input status of signal lines

Name:

DigitalInput01 to DigitalInput02

This register displays the input states for the digital inputs.

Data type	Value
USINT	See bit structure.

Bit structure:

Bit	Name	Value	Information
0 - 3	Reserved	0	
4	DigitalInput01	0 or 1	Input state - Digital input 1
5	DigitalInput02	0 or 1	Input state - Digital input 2
6 - 7	Reserved	0	

5.7 Encoder - Communication

5.7.1 Display of the counter state

Name:

Encoder01

The counter state of the incremental encoder is displayed as a 16 or 32-bit counter value.

Data type	Value
UDINT	0 to 4.294.967.295
DINT	-2.147.483.648 to 2.147.483.647
UINT ¹⁾	0 to 65535

1) Only available in function model 0

Register description

5.7.2 State of the encoder

Name:

EncoderCycleTimeViolation

EncoderDataError

This register shows the error states during position detection. When they occur, the error states are latched and remain so until they have been acknowledged. For details, see ["Monitoring the encoder" on page 12](#).

Data type	Value
USINT	See bit structure.

Bit structure:

Bit	Name	Value	Information
0	EncoderCycleTimeViolation	0	No error
		1	Error status - Cycle time violation
1	EncoderDataError	0	No error
		1	Error status - Data error
2 - 7	Reserved	0	

5.7.3 Acknowledging error status of the encoder

Name:

EncoderQuitCycleTimeViolation

EncoderQuitDataError

This register can be used to acknowledge the latched data error states of the encoder.

Data type	Value
USINT	See bit structure.

Bit structure:

Bit	Name	Value	Information
0	EncoderQuitCycleTimeViolation	0	No acknowledgment
		1	Confirmation of error status - Cycle time violation
1	EncoderQuitDataError	0	No acknowledgment
		1	Confirmation of error status - Data error
2 - 7	Reserved	0	

5.7.4 Status of encoder supplies

Name:

PowerSupply01 to PowerSupply02

This register shows the status of the integrated encoder supplies. A faulty encoder power supply is displayed as a warning.

Data type	Value
USINT	See bit structure.

Bit structure:

Bit	Name	Value	Information
0	PowerSupply01	0	24 VDC encoder power supply OK
		1	24 VDC encoder power supply faulty
1	PowerSupply02	0	5 VDC encoder power supply OK
		1	5 VDC encoder power supply faulty
2 - 7	Reserved	-	

5.8 Signal line error states

When they occur, the error states are latched and remain so until they have been acknowledged. With pending or unacknowledged errors, the counter and time registers are not updated.

5.8.1 Enable/disable error monitoring for the signal channels

Name:

CfO_BWSSIEnableMaskChannel7_0

With this register, error monitoring can be enabled for each signal channel individually. An open circuit, short circuit or low voltage level is reported as an error state. Any errors that occur are reported in the error status registers.

Data type	Values	Bus controller default setting
USINT	See bit structure.	1

Bit structure:

Bit	Name	Value	Information
0	Encoder signal D	0	Error monitoring switched off
		1	Error monitoring enabled (bus controller default setting)
1 - 7	Reserved	0	

5.8.2 Timing for automatic error acknowledgment

Name:

CfO_BWQuitTime_0

With this register, additional [automatic acknowledgment](#) of the error state can be switched on using a time setting.

Data type	Value	Information
UDINT	0	No automatic acknowledgment. Bus controller default setting
	1 to 2.147.483.647	Time for automatic acknowledgment [μs]

5.8.3 Status of signal lines

Name:

BW_Channel_D

The error state of the signal line from the encoder is mapped in this register. When it occurs, the error state is latched and remains so until an acknowledgment is received. With pending or unacknowledged errors, the counter and time registers are not updated.

Data type	Value
USINT	See bit structure.

Bit structure:

Bit	Name	Value	Information
0	BW_Channel_D	0	No error - Encoder signal D
		1	Error status - Open line or short circuit (voltage level too low)
1 - 7	Reserved	0	

5.8.4 Acknowledging error status of the signal line

Name:

BW_QuitChannel_D

This register can be used to acknowledge the latched error state of the signal line from the encoder.

Data type	Value
USINT	See bit structure.

Bit structure:

Bit	Name	Value	Information
0	BW_QuitChannel_D	0	No acknowledgment
		1	Acknowledgment of error status
1 - 7	Reserved	0	

5.9 NetTime

5.9.1 NetTime of the last valid counter value

Name:

Encoder01TimeValid

The NetTime of the last valid counter value is the time of the last valid counter value recorded on the module. The user is able to determine the validity of the counter value by evaluating its age in the program. This means that the module and error status bits do not have to be checked additionally to determine the validity of the value.

The NetTime of the last valid counter value that was read is displayed as a 16 or 32-bit value. Only the 16-bit value is available in the bus controller function model.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 14](#).

Data type	Value	Information
INT	-32768 to 32767	NetTime in μ s
DINT ¹⁾	-2.147.483.648 to 2.147.483.647	

1) Can only be configured in the standard function model

5.9.2 NetTime of the last counter value change

Name:

Encoder01TimeChanged

For slow X2X Link cycles, the NetTime of the last counter value change can be used to determine the speed more accurately.

The NetTime of the last counter value change is displayed as a 16 or 32-bit value. Only the 16-bit value is available in the bus controller function model.

For additional information about NetTime and timestamps, see ["NetTime Technology" on page 14](#).

Data type	Value	Information
INT	-32768 to 32767	NetTime in μ s
DINT ¹⁾	-2.147.483.648 to 2.147.483.647	

1) Can only be configured in the standard function model

5.10 DATA to SafeDATA

Function DATA_to_SafeDATA determines a safe signal from 2 independent standard signals.

5.10.1 Counter state of the encoder

Name:

Encoder01

This register shows the counter value of the encoder. The register is only active if function DATA_to_SafeDATA is enabled.

Data type	Values
DINT	-2,147,483,648 to 2,147,483,647

5.10.2 NetTime of the counter value

Name:

Encoder01TimeValid

This register represents the NetTime of the most recent valid counter value. The register is only active if function DATA_to_SafeDATA is enabled.

For a description of NetTime Technology, see ["NetTime Technology" on page 14](#).

Data type	Values
DINT	-2,147,483,648 to 2,147,483,647

5.10.3 Displaying the SourceRef address

Name:

DTS_SourceRef

This register cyclically displays the SourceRef address set in the configuration. The register is only active if function DATA_to_SafeDATA is enabled.

Data type	Values
INT	-32768 to 32767

5.10.4 Checksum

Name:

DTS_CheckSum

This register contains a checksum formed from the 3 cyclic data points [Encoder01](#), [Encoder01TimeValid](#) and [DTS_SourceRef](#). The register is only active if function DATA_to_SafeDATA is enabled.

Data type	Values
INT	-32768 to 32767

5.10.5 SourceRef address

Name:

CfO_DTS_SourceRef

This register contains the acyclically configurable SourceRef address that is transmitted back by the module as a cyclic data point. The register is only active if function DATA_to_SafeDATA is enabled.

Data type	Values
INT	-32768 to 32767

5.10.6 Constant cycle register

Name:

CfO_DTS_CycleSelect

This register determines the cycle used internally and is not permitted to be changed.

Data type	Value
USINT	2

5.11 Minimum cycle time

The minimum cycle time defines how far the bus cycle can be reduced without causing a communication error or impaired functionality. It should be noted that very fast cycles decrease the idle time available for handling monitoring, diagnostics and acyclic commands.

Minimum cycle time
150 μ s

5.12 Minimum I/O update time

The minimum I/O update time defines how far the bus cycle can be reduced while still allowing an I/O update to take place in each cycle.

Minimum I/O update time
150 μ s