

PIC18(L)F24/25K42

PIC18(L)F24/25K42 Silicon Errata and Data Sheet Clarification

The PIC18(L)F24/25K42 devices that you have received conform functionally to the current Device Data Sheet (DS40001869**B**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18(L)F24/25K42 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A1).

Data Sheet clarifications and corrections start on page 7, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB[®] IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select <u>Programmer ></u> <u>Reconnect</u>.
 - b) For MPLAB X IDE, select <u>Window ></u> <u>Dashboard</u> and click the Refresh Debug Tool Status icon ().
- 5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18(L)F24/25K42 silicon revisions are shown in Table 1.

Part Number	Device ID<13:0> ^{(1), (2)}	Revision ID for Silicon Revision
Part Number		A1
PIC18F24K42	6CA0h	A001
PIC18LF24K42	6DE0h	A001
PIC18F25K42	6C80h	A001
PIC18LF25K42	6DC0h	A001

TABLE 1: SILICON DEVREV VALUES

Note 1: The Revision ID is located in addresses 3FFFFCh-3FFFFDh and Device ID is located in addresses 3FFFFEh-3FFFFEh.

2: Refer to the "*PIC18(L)F24/25K42 Memory Programming Specification*" (DS40001836) for detailed information on Device and Revision IDs for your specific device.

Module	Feature	ltem No.	Issue Summary	Affected Revisions ⁽¹⁾
		110.		A1
Direct Memory Access (DMA)	Hard Stop	1.1	Stopping DMA transfers by clearing EN (DMAxCON0 register).	Х
Analog-to-Digital Converter (ADC)	ADC RC Oscillator	2.1	ADC RC Oscillator not functional.	Х
UART	Flow Control PPS	3.1	Flow control affected by PPS.	Х
UART	Flow Control Transmit Driver	3.2	Flow control transmit driver enable (TXDE) is low true.	Х
UART	DALI Mode Auto- Baud	3.3	DALI mode always auto-bauds on the Start bit.	Х
UART	DMX Mode Make After Break	3.4	Make after Break period is less than required by the DMX specification.	Х
UART	RXIDL Status Bit	3.5	RXIDL remains clear after auto-baud overflow.	Х
UART	TXMTIF Interrupt Flag 3.6 TXMTIF flag is delayed by two instruction cycles.		Х	
l ² C	Multi-Master Mode Transmission	de 4.1 Multi-Master mode transmission.		Х
l ² C	10-bit Master Mode Reception	4.2	Automatic restart in 10-bit Master reception.	Х
l ² C	NACKIF Interrupt Flag	4.3	Operation of NACKIF Flag.	Х
l ² C	Auto-Count	4.4	Auto-count feature in 10-bit Master Reception mode.	Х
l ² C	TXIF Interrupt Flag	4.5	TXIF flag is set for 7/10 bit reads when ADBDIS = 1 .	Х
Program Flash Memory	Endurance of PFM Cell for LF Devices	5.1	Endurance of the PFM cell is lower than specified.	Х
Signal Measurement Timer (SMT)	MFINTOSC Clock Sources into SMT	6.1	MFINTOSC clock sources into the SMT are not functional.	Х
Electrical Specifications	SMBus 2.0	7.1	SMBus 2.0 logic levels.	Х
Electrical Specifications	SMBus 3.0	7.2	SMBus 3.0 logic levels.	Х
Electrical Specifications	Nonvolatile Memory (NVM) Endurance for LF Devices	7.3	NVM self-writes on LF devices may not work properly at specified voltage levels and temperatures.	Х
Electrical Specifications Fixed Voltage Reference (FVR) Accuracy		7.4	FVR output tolerance may be higher than specified at temperatures below -20°C.	Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A1).

1. Module: Direct Memory Access (DMA)

1.1 Hard Stop

When a DMA transaction is stopped in the middle of the transfer (XIP bit is set) by clearing the Enable bit (hard-stop), the destination address can be written to with $0 \ge 00$. This only happens if the very next cycle (after clearing enable) can provide the DMA access to the SRAM bus.

Work around

Clearing the DGO bit before hard-stop will prevent the destination being written to with $0 \ge 00$.

Affected Silicon Revisions

A1				
Х				

2. Module: Analog-to-Digital Converter (ADC)

2.1 ADC RC Oscillator

Incorrect ADC operation when using clock supplied from dedicated FRC Oscillator (i.e., CS bit is set in ADCON0 register).

Work around

Use ADC clock supplied by Fosc for ADC operation.

Affected Silicon Revisions

A1				
Х				

3. Module: UART

3.1 Flow Control PPS

Unimplemented PPS input selections for UART1 and UART2 may interfere with hardware flow control when that feature is enabled.

<u>Work around</u>

Set SFRs 0x3AE7 and 0x3AEA to 0x18.

Affected Silicon Revisions

A1				
Х				

3.2 Flow Control Transmit Driver

The TXDE output is active-low whereas the DE input of RS-485 transceivers need a active-high signal to enable the transmit drivers.

Work around

Use PPS to route TXDE to a pin and then use a CLC module to input and invert the signal on that pin and use PPS to output that CLC to another pin.

Affected Silicon Revisions

A1				
Х				

3.3 DALI Mode Auto-Baud

The auto-baud feature is always enabled in DALI mode regardless of the value of the ABDEN control bit. This will adversely affect data reception when the mid-bit transition of the Manchester data is offset by more than 14%.

Work around

None.

A1				
Х				

3.4 DMX Mode Make After Break

In DMX Console mode the MAB period is 8 µs. The specification requires a minimum of 12 µs.

Work around

The UART uses only the BREAK time to determine the start of a new frame. Therefore, the short MAB period does not affect DMX operation when using this UART as equipment and no work-around is required. However, equipment using other devices for reception may be affected, in which case, 8-bit Asynchronous mode must be used with software control of all of the DMX Console operations.

Affected Silicon Revisions

A1				
Х				

3.5 RXIDL Status Bit

The RXIDL bit properly stays low until the 5th rising edge after auto-baud starts. If auto-baud overflows and is subsequently cleared by software, then RXIDL improperly remains low until the 5th rising edge.

Work around

If RXIDL is low after an auto-baud overflow then cycle the RXEN or ON bit to restore normal operation.

Affected Silicon Revisions

A1				
Х				

3.6 TXMTIF Interrupt Flag

The TXMTIF flag goes low two instruction cycles after the TXB register is written. The bit cannot be polled or interrupt enabled immediately after writing the TXB register.

Work around

Allow at least two instruction cycles after writing TXB before enabling the TXMTIF interrupt or starting to poll the TXMTIF flag.

Affected Silicon Revisions

A1				
Х				

4. Module: I^2C

4.1 Multi-Master Mode Transmission

When the I^2C is configured in Multi-Master mode and is operating in Slave Transmission mode, writes to the transmit buffer will set the S (Start) bit in I2CxCON0 register. When the bus becomes free (i.e., BFRE = 1) after slave transmission is complete then the Multi-Master behaves as a master and initiates a transaction. The master will either send the content of address buffer (ADBDIS = 0) or transmit buffer (ADBDIS = 1).

Work around

Clear the Start bit just before the Stop condition of slave transmission occurs, this prevents a false addressing sequence on the I^2C Bus.

Affected Silicon Revisions

A1				
Х				

4.2 10-Bit Master Mode Reception

When ADBDIS = 1, user software writes to the transmit buffer with the slave address. After the addressing sequence is complete, the user software writes the read address to the transmit buffer while the master is paused for restart (i.e., MDR = 1 & I2CCNT = 0 & MMA = 1). However, a restart does not occur when the transmit buffer is written to.

Work around

The user has to load the transmit buffer and additionally set the S (Start) bit to initiate the restart sequence.

Affected Silicon Revisions

A1				
Х				

4.3 NACKIF Interrupt Flag

The NACKIF flag is set on the slave even if the master transmits a non-matching slave address.

Work around

Enable NACKIE only when SMA = 1 to avoid unwanted interrupts.

A1				
Х				

4.4 Auto-Count

When the ACNT bit I2CxCON2 register is set before the master transmits the high address byte. Then the MDR bit is set after the 8th SCL pulse, preventing the completion of the addressing sequence.

Work around

Set the ACNT bit after the addressing sequence is complete and when the master is paused for restart (i.e., MDR = 1 & I2CCNT = 0 & MMA = 1).

Affected Silicon Revisions

A1				
Х				

4.5 TXIF Interrupt Flag

When ADBDIS = 1, the address is sent through the transmit buffer. Even if it is a read address, the TXIF flag is set as the data was moved out of the transmit buffer.

Work around

For I²C Master read, ignore TXIF flag if ADBDIS = 1.

Affected Silicon Revisions

A1				
Х				

5. Module: Program Flash Memory

5.1 Endurance of PFM Cell for LF Devices

The Flash memory cell endurance specification (Parameter MEM30) for PIC18LF24/25K42 devices is 1K cycles.

Work around

None.

Affected Silicon Revisions

A1				
Х				

6. Module: Signal Measurement Timer (SMT)

6.1 MFINTOSC Clock Sources into SMT

The Signal Measurement Timer does not operate when MFINTOSC is selected as the clock source (i.e., CSEL = 0b100 and 0b101). The MFINTOSC does not start up automatically.

Work around

User software needs to manually enable the MFINTOSC by setting the MFOEN bit in the OSCCEN register. The MFINTOSC will remain enabled as long as the MFOEN bit is set.

Affected Silicon Revisions

A1				
Х				

7. Module: Electrical Specifications

7.1 SMBus 2.0

The SMBus 2.0 VIL specification (Parameter D304) at 125°C is 0.7V.

Work around

None.

Affected Silicon Revisions

A1				
Х				

7.2 SMBus 3.0

The SMBus 3.0 VIL specification (Parameter D305) is temperature and VDD dependent. Refer to the table below.

Temperature	Vdd	D305 SMBus 3.0 VI∟ Specification
-40°C	1.8V	0.6V
-40°C	5.5V	0.8V
25°C	1.8V	0.6V
25°C	5.5V	0.8V
85°C	1.8V	0.6V
85°C	5.5V	0.7V
125°C	1.8V	0.5V
125°C	5.5V	0.7V

Work around

None.

A1				
Х				

7.3 Nonvolatile Memory (NVM) for LF Devices

Performing self-writes through NVMREG access on LF version devices may not work at VDD <2.0V and temperatures between -40°C and 25°C.

Work around

None.

Affected Silicon Revisions

A1				
Х				

7.4 Fixed Voltage Reference (FVR) Accuracy

At temperatures below -20°C, the output voltage for the FVR may be greater than the levels specified in the data sheet. This will apply to all three gain amplifier settings, (1X, 2X, 4X). The affected parameter numbers found in the data sheet are: FVR01 (1X gain setting), FVR02 (2X gain setting), and FVR03 (4X gain setting).

Work around

At temperatures above -20° C, the stated tolerances in the data sheet remain in effect. Operate the FVR only at temperatures above -20° C.

A1				
Х				

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001869**B**):

Note:	Corrections are shown in bold . Where
	possible, the original bold text formatting
	has been removed for clarity.

None.

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (01/2017)

Initial release of this document.

Rev B Document (07/2017)

Added Module 6: SMT and Module 7: Electrical Specifications for LF Devices Only to Silicon Errata Issues. Other minor corrections.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1899-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820