

# RV-3029-C2

**Application Manual** 

# APPLICATION MANUAL

# RV-3029-C2

Real Time Clock / Calendar Module with

Temperature Compensation and 12C-Interfcae

DATE: June 2008

Revision No.: 1.0

Page 1/20

Headquarters: Micro Crystal

Div. of ETA SA Mühlestrasse 14 CH-2540 Grenchen

Switzerland

Internet Email

Tel.

Fax

+41 32 655 82 82 +41 32 655 80 90 www.microcrystal.ch sales@microcrystal.ch

# 2 Table of contents

1	Des	scription	1
2	Tab	le of contents	2
3	Pac	kages / Pin Out Configuration	3
4		olute Maximum Ratings	
	4.1	Handling Procedures	
	4.2	Operating Conditions	4
	4.3	Crystal characteristics	4
	4.4	EÉPROM characteristics	
5	Elec	ctrical Characteristics	4
	5.1	Electrical Characteristics, standard temperature range	
	5.2	Electrical Characteristics, standard temperature range	
	5.3	Electrical Characteristics, extended temperature range.	
	5.4	Electrical Characteristics, extended temperature range	
6	App	Dication schematic	6
	6.1	AC characteristics – I2C	7
	6.2	AC characteristics – SPI	8
	6.3	AC characteristics – 3-wires	9
7	Crys	stal thermal behaviour	10
8	Men	nory Mapping	. 11
	8.1	Definitions of terms in the memory mapping	.12
9	Seri	ial communication	. 13
	9.1	How to perform READ/WRITE through I2C	13
	9.2	How to perform READ/WRITE through SPI	
	9.3	How to perform READ/WRITE through 3-wires	15
10	)	Detailed Functional Description	
	10.1	Start after power-up	17
	10.2	Normal Mode functionality	
	10.3	Watch and Alarm functionality	17
	10.4	Timer functionality	
	10.5	Temperature compensation	
	10.6	EEPROM memory	18
	10.7	RAM user memory	
	10.8	Status register	
	10.9	Interrupts	
	10.10		
	10.11		
	10.12		
11		Power management	
	11.1	Supply, switchover and Trickle Charge	
	11.2	Low Supply Detection	
12	•	Ordering Information	21



The I2C-BUS is a trademark of PHILIPS ELECTRONICS N.V.

# Ultra Low Power serial I/O 32 kHz RTC

#### 1 Description

The RV3029/49 is Ultra Low Power CMOS real-time clock IC with possibility one of the serial interfaces: I2C, SPI or 3-wires. The choice of the interface is fixed according to the chip version.

A clock is obtained from 32768 Hz crystal oscillator. A thermal compensation of the frequency is based on the temperature measurement and calculation of a correction value. The temperature can be measured internally or written by an external application to the register.

The chip provides clock and calendar information in BCD format with alarm possibility. An actual contents are latched at the beginning of a transaction and afterwards data are read without clock counter data corruption.

An integrated 16-bit timer can run in Zero-Stop or Auto-Reload mode.

An interrupt can be provided through INT/ pad due to events coming from Alarm, Timer, Voltage detector and Digital Self-Recovery system.

An integrated Trickle Charger allows recharging Backup Supply  $V_{\text{Back}}$  from the Main Supply Voltage Vcc through internal resistor(s).

The device supply will switchover  $V_{cc}$  when  $V_{cc}$  is higher than  $V_{\text{Back}}.$ 

The device operates over a wide 1.3  $\lor$  to 5.5  $\lor$  supply range and requires only 980nA at 5  $\lor$ . It's possible to detect internally two voltage levels.

Only decoupling capacitor needed.


#### Applications

- Utility meters
- ☐ Battery operated and portable equipment
- □ Consumer electronics
- White/brown goods
- □ Pay phones
- Cash registers
- Personal computers
- ☐ Programmable controller systems
- Automotive systems
- □ Data loggers


#### **Features**


- ☐ Supply current typically 900 nA at 1.3V
- ☐ Fully operational from 1.8 ∨ to 5.5∨
- ☐ Trickle Charger to preserve Battery Discharge and Data Integrity
- ☐ Low Voltage Detection
- Supply switchover
- ☐ Serial communication via I2C, SPI or 3-wires
- No busy states and no risk of corrupted data while accessing
- Oscillator stability 0.3 ppm / volt
- ☐ Thermal compensated crystal frequency deviation.
- Counts Seconds, minutes, hours, day of week, date month, year, in BCD format + alarm
- □ Leap year compensation
- ☐ Timer peripheral included
- Digital Self-Recovery system
- 1 hour periodical refresh of EEPROM registers
- □ Standard Temperature Range: -40°C to +85°C
- Extended Temperature Range: -40°C to +125°C
- ☐ Packages: SON10

#### **Block Diagram**



# 2.1 PINOUT





RV-3029-C2

# 4 Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V <sub>CC</sub>	$V_{CCmax}$	V <sub>SS</sub> + 6.0V
Minimun voltage at V <sub>CC</sub>	$V_{CCmin}$	V <sub>SS</sub> - 0.3V
Maximum voltage at any signal pin	$V_{max}$	V <sub>CC</sub> + 0.3V
Minimum voltage at any signal pin	$V_{min}$	V <sub>SS</sub> <b>–</b> 0.3V
Maximum storage temperature	T <sub>STOmax</sub>	+150℃
Minimum storage temperature	T <sub>STOmin</sub>	-65℃
Electrostatic discharge maximum to MIL-STD-883C method 3015.7 with ref. to V <sub>SS</sub>	$V_{Smax}$	2000∨

Table 1

Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

# 4.1 Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level.

#### 4.2 Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Operating temperature	T <sub>A</sub>	-40		+125	ပ
Supply voltage	V <sub>CC</sub> or V <sub>BACK</sub>	1.3	5.0	5.5	٧
Supply voltage dv/dt (power-up & power- down)	dv/dt	0.06		6	V/µs
Decoupling capacitor	CD		100		nF

Table 2

#### 4.3 Crystal characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Frequency	f		32.768		kHz
Load capacitance	CL	7	8.2	12.5	рF
Series resistance	Rs		70	110	kΩ

Table 3

# 4.4 **EEPROM** characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Read voltage	$V_{read}$	1.3			V
Programming voltage	V <sub>prog</sub>	2.3			\/
(allowed temp -40 to +85℃)		2.3			V
Cycling			5000		cycles

Table 4

# 5 Electrical Characteristics

# 5.1 Electrical Characteristics, standard temperature range.

 $V_{CC}$ = 1.3V,  $V_{SS}$  = 0V and  $T_A$ =-40 to +85°C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Total static supply	I <sub>SS</sub>	All outputs open, all inputs at $V_{CC}$ , SDA and SCL at $V_{CC}$ ,Rs< 70 k $\Omega$		0.25	0.5	μΑ
Dynamic current	I <sub>DD</sub>	SCL= 100 kHz			300	μΑ
Low Supply Detection2	Vlow2	Voltage applied on VCC or Vback	1.30		1.35	V
Switchover Hysteresis	∨hyst	VCC wrt Vback	50			m∨
Input / Output						
Input logic low	V <sub>IL</sub>	Inputs level low			0.3	V
Input logic high	V <sub>IH</sub>	Inputs level high	0.9			V
Output logic low	VoL	I <sub>OL</sub> = 0.4 mA			0.2	V
Output logic high	Voн	I <sub>OH</sub> = 0.1mA	1.0			V
Input leakage	I <sub>IN</sub>	0.0 < V <sub>IN</sub> < 1.3V		0.1	1	μΑ
Output tri-state leakage on I/Opin	ITS	CS low		0.1	1	μA
Oscillator						
Starting voltage	V <sub>STA</sub>		1.2			V
Input capacitance on XI	CIN	T <sub>A</sub> = +25℃		13		pF
Output capacitance on XO	C <sub>OUT</sub>	T <sub>A</sub> = +25℃		9		pF
Start-up time	T <sub>STA</sub>			1		s
Frequency stability	$\Delta f/f$	1.5 ≤ V <sub>CC</sub> ≤ 5.5V, T <sub>A</sub> = +25°C		0.2	2	ppm/V

Table 5

#### 5.2 Electrical Characteristics, standard temperature range.

 $V_{\text{CC}}\text{=}$  5.0V,  $V_{\text{SS}}\text{=}$  0V and  $T_{\text{A}}\text{=-}40$  to +85°C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Total static supply	Iss	All outputs open, all inputs at V <sub>SS</sub>		0.6	1	μΑ
		$V_{CC} = 5.0V, V_{back} = 3V Rs < 70 k\Omega$				
		SCI at Vcc				
Dynamic current	$I_{DD}$	SCL = 200k			300	μΑ
Low Supply Detection1	Vlow1	Voltage applied on VCC or Vback	1.8		1.85	V
Low Supply Detection2	Vlow2	Voltage applied on VCC or Vback	1.3		1.35	V
Switchover Hysteresis	Vhyst	VCC wrt Vback	50			m∨
Input / Output						
Input logic low	$V_{IL}$	Inputs level low			0.5	V
Input logic high	$V_{IH}$	Inputs level high	3.0			V
Output logic low	Vol	I <sub>OL</sub> = 6 mA			0.4	V
Output logic high	Voh	I <sub>OH</sub> = 2 mA	3.5			V
Input leakage	$I_{IN}$	$0.0 < V_{IN} < 5.0V$		0.1	1	μΑ
Output tri-state leakage on I/Opin	I <sub>TS</sub>	CS low		0.1	1	μΑ
Oscillator						
Starting voltage	$V_{STA}$		1.2			V
Input capacitance on XI	C <sub>IN</sub>	T <sub>A</sub> = +25℃		13		pF
Output capacitance on XO	Cout	T <sub>A</sub> = +25℃		9		pF
Start-up time	T <sub>STA</sub>			1		S
Frequency stability	$\Delta f/f$	1.5 ≤ V <sub>CC</sub> ≤ 5.5V, T <sub>A</sub> = +25°C		0.2	2	ppm/V

# Table 6

5.3 Electrical Characteristics, extended temperature range.  $V_{\text{CC}}$ = 1.3V,  $V_{\text{SS}}$  = 0V and  $T_{\text{A}}$ =-40 to +125 $^{\circ}$ C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Total static supply	I <sub>SS</sub>	All outputs open, all inputs at $V_{SS}$ , Rs< 70 k $\Omega$		0.4	0.8	μA
Dynamic current	$I_{DD}$	SCL = 100 kHz			300	μΑ
Low supply Detection	Vlow		1.30		1.35	V
Switchover Hysteresis	∨hyst	VCC wrt Vback	50			m∨
Input / Output						
Input logic low	V <sub>IL</sub>	Inputs level low			0.3	V
Input logic high	V <sub>IH</sub>	Inputs level high	1.0			V
Output logic low	Vol	I <sub>OL</sub> = 0.4 mA			0.2	V
Output logic high	Voн	I <sub>OH</sub> = 0.1 mA	1.1			V
Input leakage	I <sub>IN</sub>	0.0 < V <sub>IN</sub> < 1.3V		0.1	1	μΑ
Output tri-state leakage on I/O's	I <sub>TS</sub>	I/O pins in Hi-Z mode		0.1	1	μΑ
Oscillator						
Starting voltage	V <sub>STA</sub>		1.2			V
Supply voltage dV/dt (power-up &			0.06		6	V/µs
power-down)						
Input capacitance on XI	C <sub>IN</sub>	T <sub>A</sub> = +25℃		13		pF
Output capacitance on XO	Cout	T <sub>A</sub> = +25℃		9		pF
Start-up time	T <sub>STA</sub>	T <sub>A</sub> = +125℃ (note 1)		10		s
Frequency stability	$\Delta f/f$	2.0 ≤ V <sub>CC</sub> ≤ 5.5V, T <sub>A</sub> = +25°C		0.2	2	ppm/V


Table 7

# 5.4 Electrical Characteristics, extended temperature range $V_{\text{CC}}$ = 5.0V, $V_{\text{SS}}$ = 0V and $T_{\text{A}}$ =-40 to +125 $^{\circ}$ C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Total static supply	I <sub>SS</sub>	All outputs open, all inputs at $V_{ss}$ $V_{CC}$ = 5.0V, Rs< 70 k $\Omega$ ,		0.8	1.2	μA
Dynamic current	I <sub>DD</sub>	I/O to V <sub>SS</sub> through 1MΩ			300	μΑ
		SCL, SDA = 2 MHz				
Low supply Detection1	VIow1	Voltage applied on VCC or Vback	1.8		1.85	V
Low supply Detection2	Vlow2	Voltage applied on VCC or Vback	1.3		1.35	V
Switchover Hysteresis	∨hyst	VCC wrt Vback	50			m∨
Input / Output						
Input logic low	$V_{IL}$	Inputs level low			0.5	V
Input logic high	$V_{IH}$	Inputs level high	3.0			V
Output logic low	Vol	$I_{OL} = 6 \text{ mA}$			0.4	V
Output logic high	Voh	I <sub>OH</sub> = 2 mA	3.5			V
Input leakage	$I_{IN}$	0.0 < V <sub>IN</sub> < 5.0V		0.1	1	μΑ
Output tri-state leakage on I/O's	I <sub>TS</sub>	I/O pins in Hi-Z mode		0.1	1	μΑ
Oscillator						
Starting voltage	$V_{STA}$		1.2			V
Supply voltage dV/dt (power-up &			0.06		6	V/µs
power-down)						
Input capacitance on XI	C <sub>IN</sub>	T <sub>A</sub> = +25℃		13		pF
Output capacitance on XO	Cout	T <sub>A</sub> = +25℃		9		pF
Start-up time	T <sub>STA</sub>	T <sub>A</sub> = +125℃ (note 1)		10		s
Frequency stability	$\Delta f/f$	2.0 ≤ V <sub>CC</sub> ≤ 5.5V, T <sub>A</sub> = +25°C		0.2	2	ppm/V

Table 8

# Application schematic



# 6.1 AC characteristics - I2C

 $V_{CC}$  = 1.8V to 5.5V,  $T_A$ =-40°C to +125°C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCL Clock Frequency	f <sub>sct</sub>	Fast mode	100		400	kHz
GCE Clock Frequency	SCL	Standard mode			100	KIIZ
Bus Free Time Between	t <sub>BUF</sub>	Fast mode	1.3			μs
STOP and START Condition	₹BUF	Standard mode	4.7			μο
Hold Time (Repeated)	t <sub>HD:STA</sub>	Fast mode	0.6			μs
START Condition	THD:STA	Standard mode	4.0			μ3
LOW Period of SCL Clock	t <sub>LOW</sub>	Fast mode	1.3			μs
EGW 1 CHOC OF GGE GIGGR	LOW	Standard mode	4.7			μο
HIGH Period of SCL Clock	t <sub>HIGH</sub>	Fast mode	0.6			μs
11101111 01104 01 002 0100K	чнібн	Standard mode	4.0			μο
Setup Time (Repeated)	t <sub>su:sta</sub>	Fast mode	0.6			μs
START Condition	*50:STA	Standard mode	4.7			μο
Data Hold Time	t <sub>HD:DAT</sub>	Fast mode	0		0.9	μs
Data Hota Hillo		Standard mode	0			μο
Data Setup Time	t <sub>su:DAT</sub>	Fast mode	100			ns
Data Sotap Timo	*SU:DAT	Standard mode	250			110
Rise Time of Both SDA and SCL	t <sub>R</sub>	Fast mode	20+0.1C <sub>B</sub>		300	ns
Signals	· R	Standard mode	20+0.1C <sub>B</sub>		1000	113
Fall Time of Both SDA and SCL		Fast mode	20+0.1C <sub>B</sub>		300	
Signals	t <sub>F</sub>	Standard mode	20+0.1C <sub>B</sub>		300	ns
Setup Time (Repeated)		Fast mode	0.6			116
STOP Condition	t <sub>su:sto</sub>	Standard mode	4.0			μs
Capacitive Load For Each Bus Line	Св				400	pF
I/O Capacitance (SDA, SCL)	C <sub>I/O</sub>				10	pF
SCK Pull-Up	R <sub>PU</sub>			100		kΩ

Table 9




Figure 1 : Timing - I2C

RV-3029-C2

# 6.2 AC characteristics - SPI

 $V_{CC}$ = 5.0V,  $V_{SS}$  = 0V and  $T_A$ =-40 to +125°C, unless otherwise specified

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
SCK Clock Frequency	f <sub>sck</sub>	2.7V ≤ V <sub>cc</sub> ≤ 5.5V			2	MHz
3CK Clock Frequency	SCK	1.71V ≤ V <sub>cc</sub> ≤ 1.89V			1	IVII IZ
Data to SCK Setup	t <sub>DC</sub>		30			ns
SCK to Data Hold	t <sub>cDH</sub>		30			ns
SCK to Data Valid	t <sub>CDD</sub>	2.7V ≤ V <sub>cc</sub> ≤ 5.5V			80	ns
SCR to Data Valid	CDD	1.71V ≤ V <sub>cc</sub> ≤ 1.89V			160	113
SCK Low Time		2.7V ≤ V <sub>cc</sub> ≤ 5.5V	210			ns
3CK LOW Time	t <sub>CL</sub>	1.71V ≤ V <sub>cc</sub> ≤ 1.89V	400			113
SCK High Time	t <sub>ch</sub>	2.7V ≤ V <sub>cc</sub> ≤ 5.5V	210			ns
SCK High Time	•сн	1.71V ≤ V <sub>cc</sub> ≤ 1.89V	400			115
SCK Rise and Fall	t <sub>R</sub> , t <sub>F</sub>				200	ns
CS to SCK Setup	t <sub>cc</sub>		400			ns
SCK to CS Hold	t <sub>cch</sub>		200			ns
CS Inactive Time	<b>+</b>	2.7V ≤ V <sub>cc</sub> ≤ 5.5V	400			ne
CO mactive Time	t <sub>cwL</sub>	1.71V ≤ V <sub>cc</sub> ≤ 1.89V	500			ns
CS to Output High Impedance	t <sub>CDZ</sub>				100 ??	ns

Table 10




Figure 2 : Timing - SPI read




Figure 3 : Timing - SPI write

#### 7 Crystal thermal behaviour

A frequency of the real crystal is dependent on the temperature concurring with the following diagram:




Figure 6 - crystal thermal behaviour

 $T_0$  – turnover temperature in [°C] Fo - crystal frequency when To

The following expression expresses a correction value to be used during compensation.

$$\texttt{COMP\_val} = \texttt{Qcoef} \times (\texttt{T} - \texttt{To})^2 - \texttt{XtalOffset}$$

Qcoef - thermal quadratic coefficient actual temperature in [℃]
turnover temperature in [℃] Т Τо

XtalOffset – crystal offset at T<sub>o</sub>


COMP val - compensation value result in [ppm]

The Oscillator Frequency is adjusted, according to the equation above by using coefficients located in the EEPROM control page and a temperature.


The actual temperature can be obtained from the internal thermometer or from the register updated externally by an application.

A principle of the frequency compensation is based on the adding-removing pulses.

Example 1: Qcoef=0.035; To=25; XtalOffset=-100



Example 2: Qcoef=0.035; To=25; XtalOffset=+100



#### **Memory Mapping** 8

	Address											
Page	Addr	Hex	Description	Range	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
[73]	[20]	нех										
0												
Control	Page			<u> </u>	Oll : flash	TD4	TDO	000-	EED-10-	TDO:	T:0-	14/-0-
	000	0x00	OnOffCtrl		Clk/Int	TD1	TD0	SROn	EERefOn	TROn 0	TiOn 0	WaOn 1
					,	U	U	SRIntE	V2IntE	V1IntE	TIntE	AIntE
	001	0x01	IRQctrl					0	0	0	0	0
00000	010	0x02	IRQflags					SRF	V2F	V1F	TF	AF
	011	0x03	Status		EEBusy			SR	VLOW2	VLOW1		
	100	0x04	RstCtrl					SYSRes				ALLRes
Watch F	Page											
	000	0x08	w_seconds	0 – 59		4	2	1	8	4	2	1
	001	0x09	w_minutes	0 – 59		4	2	1	8	4	2	1
	010	0x0A	w_hours	0 – 23		S12/24	2/pm	1	8	4	2	1
00001	011	0x0B	w_date	1 – 31			2	1	8	4	2	1
	100	0x0C	w_days	1 – 7						4	2	1
	101	0x0D	w_months	1 – 12				1	8	4	2	1
	110	0x0E	w_years	0 – 79		4	2	1	8	4	2	1
Alarm F	age											
	000	0x10	a seconds	0 – 59	SecEq	4	2	1	8	4	2	1
	001	0x11	a minutes	0 - 59	MinEq	4	2	1	8	4	2	1
	010	0x12	a hours	0 – 23	HourEq		2	1	8	4	2	1
00010	011	0x13	a date	1 – 31	DateEq		2/pm	1	8	4	2	1
	100	0x14	a_days	1 – 7	DayEq					4	2	1
	101	0x15	a_months	1 – 12	MonthEq			1	8	4	2	1
	110	0x16	a_years	0 – 79	YearEq	4	2	1	8	4	2	1
Timer P	age											
	000	0x18	TimLow	255-0	128	64	32	16	8	4	2	1
00011	001	0x19	TimHigh	255-0	128	64	32	16	8	4	2	1
Temper	ature Pag	e										
			T	-60-195	400	6.	00	40				
00100	000	0x20	Temp	℃	128	64	32	16	8	4	2	1
EEPRO	M Data Pa	ige										
00101	000	0x28	EEData					EDDOM	er data (2 byte	nc)		
00101	001	0x29	EEDala					EPROW use	ri dala (2 byle	:5)		
EEPRO	M Control	Page										
	000	0x30	EEctrl		R80k	R20k	R5k	R1k	FD1	FD0	ThEn	ThPer
00110	001	0x31	XtalOffset	±127	sign	64	32	16	8	4	2	1
30110	010	0x32	Qcoef		128	64	32	16	8	4	2	1
	011	0x33	TurnOver	4-67 ℃			32	16	8	4	2	1
RAM Pa	age (User	data RAN	M)									
	000-	0x38-			<u> </u>							
00111	111	0x3F	RAMdata					8 byte:	s of data			

Note1: Only pages 0 to 7 are used. Unused pages are dedicated for a future use and test purposes. Note2: The XtalOffset must be limited to  $\pm$  127 ppm.

Note3: Zero values are read from unused locations.

Note4: Watch, Alarm, Timer pages have to be initialised by an application before use. Note5: The 8<sup>th</sup> bit of the address is ignored.

RV-3029-C2

#### 8.1 Definitions of terms in the memory mapping

#### Control Page - Register OnOffCtrl

Clk/Int Selects if clock or interrupt is applied onto the IRQ/Clk pad ('0' – IRQ; '1' – Clk) (Clk after reset)

TD0, TD1 Selects decrement rates for Timer (32 Hz after reset) SROn Enables Self-Recovery function (ON after reset)

EERefOn Enables EEPROM regular refresh each 1 hour (ON after reset);

TROn Enables Timer Auto-reload mode ('0' – reload disabled; '1' – reload enabled)

TiOn Enables Timer (OFF after reset)

WaOn Enables 1 Hz clock for Watch (ON after initialisation)

#### Control Page - Register IRQctrl

SRIntE Self-Recovery interrupt enable
V2IntE vlow2 interrupt enable
V1IntE vlow1 interrupt enable
TintE Timer interrupt enable
Alarm interrupt enable

#### Control Page - Register IRQflags

SRF Self-Recovery interrupt flag (bit is set to '1' when Self-Recovery reset is generated)

V2F vlow2 interrupt flag (bit is set to '1' when power drops below vlow2)
V1F vlow1 interrupt flag (bit is set to '1' when power drops below vlow1)
TF Timer interrupt flag (bit is set to '1' when Timer reaches ZERO)
AF Alarm interrupt flag (bit is set to '1' when Watch matches Alarm)

NOTE: Flags can be cleared by '0' writing

#### Control Page - Register Status

EEBusy EEPROM is busy (bit is set to '1' when EEPROM write or regular refresh is in progress) (ReadOnly)

SR Self-Recovery reset detected (clear by '0' writing)
Vlow2 Voltage drop below Vlow2 (clear by '0' writing)
Vlow1 Voltage drop below Vlow1 (clear by '0' writing)

#### Control Page - Register RstCtrl

SYSRes One shot register; writing '1' will initiate restart of the logic (watch part excluded)
ALLRes One shot register; writing '1' will initiate restart of the logic (watch part included)

#### Watch Page - Registers w\_seconds, w\_minutes, w\_hours, w\_date, w\_days, w\_months, w\_years

Watch information (BCD format)

# Alarm Page - Registers a\_seconds, a\_minutes, a\_hours, a\_date, a\_days, a\_months, a\_years

Alarm information (BCD format)

#### Timer Page - Registers TimLow, TimHigh

TimLow Timer value (Low byte)
TimHigh Timer value (High byte)

# Temperature Page - Register Temp

Temp Temperature (range from -60°C to 190℃ with 0℃ corresponding to a content of 60)

#### EEPROM Data Page - Register EEData

EEData EEPROM data used for user general purposes (2 bytes)

#### EEPROM Control Page - Register EECtrl

R80k, R20k,

 $\begin{array}{lll} \text{R5k, R1k} & \text{Selects Trickle resistor between $V_{\text{CC}}$ and $V_{\text{BACK}}$} \\ \text{FD0, FD1} & \text{Selects clocks frequency at IRQ/Clk pad.} \\ \end{array}$ 

ThEn Thermometer Enable

ThPer Selects the thermometer scan period, voltage detector scan period ('0' – 1 second; '1' – 16 seconds)

# EEPROM Control Page - Register XtalOffset

XtalOffset Crystal frequency deviation at To in [ppm]

#### EEPROM Control Page - Register Qcoef

Qcoef Thermal quadratic coefficient of the crystal; example: value 151 is related to 0.035 ppm/°C²; 4096x(1.05 x 0.035 ppm/°C²)

#### **EEPROM Control Page - Register TurnOver**

TurnOver Turn over temperature of the crystal (values 0 to 63 are related to temperature 4 to 67 ℃)

#### RAM Page - Register RAMdata

RAMdata RAM data used for user general purposes

RV-3029-C2

#### 9 Serial communication

Any serial communication with the chip starts with a "Transaction START" and terminates with the "Transaction STOP".

#### "Transaction START"

I2C - START bit
 SPI - CS goes to active
 3-wires - CS goes to active

#### "Transaction STOP"

I2C - STOP bit

SPI - CS goes to inactive 3-wires - CS goes to inactive

At the same moment the "Transaction START" is detected a copy of Watch, Timer, Temperature content is created (copying to a cache memory). A following communication is provided through the cache memory. Data in the cache for reading are stable until the "Transaction STOP".

At the same moment the "Transaction STOP" is detected contents of the cache memory is copied into Watch, Timer, Temperature according to the "page address" when write was initiated.

#### 9.1 How to perform READ/WRITE through I2C

The I2C protocol is a bidirectional protocol using 2 wires for master-slave communication. SCL (clock) and SDA (data) signals are used. This protocol allows a connection of more slaves through a bus. The bus is pulled-up (externally by resistors) and drivers are realised by open drain drivers. This chip can work as slave only.

The communication is controlled by the master. At the beginning of each transaction a start bit is sent (transaction START). A slave address follows with last bit which selects if READ or WRITE is initiated. If slave address sent by the master is equal to the slave address of the slave then slave continues to communicate with the master. Each slave address, address or data byte is finished by an acknowledge bit (ACK).It's possible to WRITE/READ the whole "page" during one transaction

with automatic address increment feature. Only three less specified bits of the address are incremented. In case of WRITE transaction the address byte is sent to the slave and data bytes can follow (MSb first order is used). A less significant part of the address is incremented after each data byte is received. The "page address" is fixed until a new address is received. In case of READ transaction the slave sends data bytes. An address is defined by the last address change (WRITE transaction or a last increment). The "page address" can be changed only by WRITE transaction. A less significant part of the address is incremented also after each ACK received from the master. If ACK is not received then data are read from the same address. At the end of each transaction a stop bit is send (transaction STOP).

#### I2C: Write transaction

	Slave Address	R/W										
s	6543210	0	As	Address	As	Data Byte (1)	As	Data Byte (n-1)	As	Data Byte (n)	As	Р
	1010110 0 the slave address is 0ACh for write in											

#### I2C: Read transaction



Note: the slave address is 0ACh for write in, and 0ADh for read out.

S ... a start bit sent by a master
As ... an acknowledge from the slave
Am ... an acknowledge from the master

R/W ... read/write select

P ... a stop bit




Figure 7 - I2C communication

#### 9.2 How to perform READ/WRITE through SPI

The SPI protocol is used to connect master and slaves. 4 wires are used: CS (Chip Select), SCK (serial clock), SI (input data) and SO (output data). This chip can work as slave only.

SPI is byte oriented protocol (MSb first order is used). Data are changing on SCK falling edge and sampled on the rising edge.

It's possible to WRITE/READ the whole "page" during one transaction with automatic address increment feature. Only three less specified bits of the address are incremented.

At the beginning of the transaction Chip Select goes to active. First bit of data selects if READ or WRITE operation will follow after an address. The address is composed of 7 bits.

If WRITE transaction is initiated then master continues with data sending byte by byte. A less significant part of the address is automatically incremented after each data byte is received. The "page address" is fixed until a new transaction is started. SO data output stays at '0' during the whole transaction.

If READ transaction is initiated then data are send after the address by the slave. A less significant part of the address is automatically incremented after each data byte sent. The "page address" is not changing until a new transaction is started. SI data input is not cared.

SO is in tristate when CS inactive.




Figure 8 - SPI write transaction




Figure 9 - SPI read transaction

#### 9.3 How to perform READ/WRITE through 3-wires

The 3-wires protocol is used to connect master and slaves.

3 wires are used: CS (Chip Select), SCK (serial clock) and SIO (input/output data). This chip can work as slave only. SPI is byte oriented protocol (LSb first order is used). Data are changing on SCK falling edge and sampled on the rising edge.

It's possible to WRITE/READ the whole "page" during one transaction with automatic address increment feature. Only three less specified bits of the address are incremented.

At the beginning of the transaction Chip Select goes to active. First 7-bits is the address in LSb first order. The next bit of data selects if READ or WRITE operation.

If WRITE transaction is initiated then master continues with data sending byte by byte. A less significant part of the address is incremented after each data byte is received. The "page address" is fixed until a new transaction is started.

If READ transaction is initiated then data are send after the address by the slave. A less significant part of the address is incremented after each data byte sent. The "page address" is fixed until a new transaction is started. SIO is in tristate when CS inactive.




Figure 10 - 3-wires write transaction




Figure 11 - 3-wires read transaction

# 10 Detailed Functional Description

#### 10.1 Start after power-up

The chip is in a reset state when voltage is below minimum voltage level. When the reset is released then the chip is starting its functionality with steps described below.

- The configuration is read from EEPROM

- crystal oscillator start
- It's necessary to have available clock for Watch part and main control part
- 2. detection of VLOW2
- The voltage has to be above VLOW2 to guarantee minimum EEPROM read voltage
- read initialisation
- 4. go to Normal Mode

# 10.2 Normal Mode functionality

The chip provides following functionality during the Normal Mode:

- 1. Voltage detection The voltage detection is provided each 1 or 16 seconds (ThPer bit)
- 2. Temperature compensation It's executed if voltage is above VLOW1 and thermometer is enabled (ThEn bit)
- 3. **EEPROM** regular refresh It's provided each hour to guarantee correct content of configuration registers (voltage must be above VLOW2)
- 4. Watch/Alarm normal mode (enabled)
- 5. Timer disabled
   6. Self-Recovery system enabled
   7. Serial interface enabled

#### 10.3 Watch and Alarm functionality

A Watch part provides information in BCD format. The value is incremented each one second. It's composed of seconds, minutes, hours, date, weekdays, months, years.

The Watch part setup is provided by Write transaction into the Watch Page. At the end of transaction ("Transaction STOP") the Watch is restarted. A first clock will increment Watch counting part just after 1s.

There is possibility to use Alarm functionality by setting and enabling alarm registers. Each cipher has its own enable bit. Allowed possibilities of enables are described in the table below.

SecEq	MinEq	HourEq	DayEq	DateEq	YearEq
1	0	0	0	0	0
1	1	0	0	0	0
1	1	1	0	0	0
1	1	1	1	0	0
1	1	1	0	1	0
1	1	1	1	0	1

Table 12 - Alarm Period selection

NOTE: Both Watch and Alarm parts must be setup by an application before use.

# 10.4 Timer functionality

The 16-bit count down timer can be enabled/disabled by TiOn bit.

It's possible to select timer frequency by TD1, TD0 bits according to the following table:

TD1	TD0	Timer frequency
0 0		32 Hz
1	0	8 Hz
0	1	1 Hz
1	1	0.5 Hz

Table 13 - Timer Frequency selection

RV-3029-C2

The timer can run in Zero-Stop or Auto-Reload mode (TROn bit; '0' – Zero-Stop mode, '1' – Auto-Reload mode).

When TROn = '0' then it's possible to read current value of the timer. If TROn = '1' then last written value is read from cache memory. The value in the cache memory is used as a new value during reloading (Auto-Reload).

Timer values (Timl ow TimHigh) frequency selection (TD1, TD0) and mode selection (TROn) can be provided only when

Timer values (TimLow, TimHigh), frequency selection (TD1, TD0) and mode selection (TROn) can be provided only when the timer is stopped (TiOn = '0')

NOTE: The "Timer Page" can be used also as well as a common purposed registers when the timer function is not used.

# 10.5 Temperature compensation

The temperature compensation is provided continuously when thermometer is enabled (ThEn = '1') or just once after Temp register is written and thermometer is disabled (ThEn = '0'). After power-up the correction value is zero. A temperature correction value is computed according to the equation described in **chapter 7**.

Thermometer period is selectable by ThPer bit according to the table below:

ThPer	Period in Seconds
0	1 s
1	16 s

Table 14 - Thermometer Period

The thermometer is automatically disabled when VLOW1 status bit is at '1'. The correction value is frozen.

Temp register uses also a cache memory to keep stable value during a whole transaction (read/write).

#### 10.6 EEPROM memory

Before any EEPROM access (read/write), the bit EERefOn has to be reset by the application. Then the application has to read EEBusy bit and if EEBusy = '0' then EEPROM access can be provided (started).

After write command ("Transaction STOP") a progress of EEPROM writing is detected by EEBusy register bit at '1'. EEBusy goes to '0' when EEPROM writing is finished.

NOTE: (V<sub>CC</sub> >V<sub>prog</sub>) VCC must be connected during whole EEPROM write (serial interface connected).

# 10.6.1 EEPROM Control Page

This part is composed of 4 bytes purposed for functionality control and for crystal compensation constants. EEctrl byte contains: trickle change selectors (R80k, R20k, R5k, R1k); output clock frequency selector (FD1, FD0); thermometer enable and thermometer period selector.

FD1	FD0	Select Clocks Out
0	0	32768 Hz
		(without correction)
0	1	1024 Hz
1	0	32 Hz
1	1	1 Hz

Table 15 - Output Clock frequency selector

# 10.6.2 EEPROM user memory

This part of the memory is dedicated for the application. 2 bytes are available.

#### 10.7 RAM user memory

RAM memory size is 8 bytes. The state of RAM part after power-up is undefined.

#### 10.8 Status register

The purpose of EEBusy bit is to inform users about current status of the EEPROM operations.

EEBusy - status of EEPROM controller (if EEBusy = '1' then EEPROM regular refresh or EEPROM write in progress)

The purpose of the following status bits is to record history of Voltage and Self-Recovery system behavioural.

RV-3029-C2

VLOW1 – status of Vlow1 voltage detection (if bit is once set then it can be cleared only by '0' writing)
VLOW2 – status of Vlow2 voltage detection (if bit is once set then it can be cleared only by '0' writing)
SR – status of the Self-Recovery system (if bit is once set then it can be cleared only by '0' writing)

#### 10.9 Interrupts

There are several interrupt sources which can generate interrupt on (INT/ and/or ClkOut) pads (active at '0' – open drain). The interrupt is generated when at least one of IRQflags goes to '1' (OR function).

AF - interrupt is provided when Watch reaches Alarm settings
TF - interrupt is provided when Timer reaches ZERO
V1F - interrupt is provided when Voltage detects Voltage below Vlow1 (VLOW1 status "rising edge")
V2F - interrupt is provided when Voltage detects Voltage below Vlow2 (VLOW2 status "rising edge")
SRF - interrupt is provided when Self-Recovery system invoked internal reset (SR status "rising edge")

Each interrupt source has its own interrupt enable (AintE, TintE, V1IntE, V2IntE, SRIntE). When the enable is '0' then the appropriate interrupt source is blocked.

Interrupt bits are cleared by '0' writing into the appropriate bit. It's necessary to clear also status bits after interrupt bits.

#### 10.10 Self-Recovery system function

A purpose of the Self-Recovery system is to generate internal chip reset in case of some EMC problem on the chip. It prevents internal state machine possible deadlock. The Self-Recovery system is automatically enabled after power-up (SROn bit). It can be disabled by an application by writing '0' into the SROn.

#### 10.11 Register Map

Registers in the register map are divided into pages. The page is addressed by the most significant bits of the address. The low significant bits of the address provide addressing inside the page. During address incrementing only low significant bits are changing. The page address part is fixed during whole data transaction.

#### 10.12 Oscillation and Clock Divider

The 32768 Hz Xtal oscillator and the clock divider provide the time base for the all blocks on the chip. If the temperature increases or decreases apart of the turnover point, the frequency deviation will be corrected and deviation applied. The temperature deviation is computed with temperature coefficients stored in the EEPROM. The frequency is adjusted by an automatic acquisition (ThEn='1') or after writing into the Temp register (ThEn = '0'). The integrated thermometer has a resolution of 1°C. There is used to define the periodicity of the temperature and voltage measurement.

# 11 Power management




Figure 12 - Power management

#### 11.1 Supply, switchover and Trickle Charge

The device can be supplied through the VCC pad or through the Vback pad.

If the  $V_{CC}$  voltage is ON at a potential higher than the  $V_{back}$  voltage, resistors can be inserted between VCC and Vback by setting the trickle charger bits. It can be applied also when Vback is provided by a cap or supercap.

#### 11.2 Low Supply Detection

The supply levels Vlow1 and Vlow2 are tested periodically and have built in hysteresis. The period of the detection is defined by ThPer bit (the same as the Thermometer Period) (1 or 16 seconds).

When the voltage drops below Vlow1 then the VLOW1 status bit is set to '1'. It is only possible to clear VLOW1 by increasing the supply voltage above Vlow1 and then writing '0' into the VLOW1 status bit.

When the VLOW1 bit is at '1' the thermometer is disabled and the automatic thermal compensation inhibited (last computed correction value is used).

The device continues to work until the supply voltage drops below the limit Vlow2 which is the minimum supply voltage of the device.

Then the VLOW2 bit is set and can only be reset by increasing the supply above the level Vlow2 and then writing '0' into the VLOW2 status bit.

Below the Vlow2 level the device functionality is not guaranteed.

RV-3029-C2

# 11.0 PACKING INFO CARRIER TAPE

12 mm Carrier-Tape: Material:

Polystyrene / Butadine or Polystyrol black, conductive Polyester, conductive Cover Tape: Base Material: 0.061 mm Pressure-sensitive Synthetic Polymer Adhesive Material:


 $4 \pm 0,1$ 75 ±0,1  $0.3 \pm 0.05$  $2 \pm 0,1$ 5,5 ±0,1 5,3 ±0,1 1,35 ±0,1  $8 \pm 0,1$  $3,5 \pm 0,1$ User Direction of Feed

Tape Leader and Trailer: 300 mm minimum

All dimensions are in mm

REELS:	DIAMETER	MATERIAL.	RTC's per REEL.	
	7"	Plastic, Polystyrene	1000	
	10"	Plastic, Polystyrene	2500	
	13"	Plastic, Polystyrol	5000	

# 11.1 REEL 13 INCH FOR 12 mm TAPE



Reel:

Diameter	Material
13"	Plastic, Polystyrol

RV-3029-C2

# 12.0 DOCUMENT REVISION HISTORY

Date	Revision #	Revision Details
June 2008 1.0		First release "Preliminary Version"

Information furnished is believed to be accurate and reliable. However, Micro Crystal assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. In accordance with our policy of continuous development and improvement, Micro Crystal reserves the right to modify specifications mentioned in this publication without prior notice. This product is not authorized for use as critical component in life support devices or systems.