


## Applications

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters


## Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free

## HEXFET® Power MOSFET




|                         |                         |
|-------------------------|-------------------------|
| $V_{DSS}$               | <b>40V</b>              |
| $R_{DS(on)}$ typ.       | <b>1.25mΩ</b>           |
| max.                    | <b>1.6mΩ</b>            |
| $I_D$ (Silicon Limited) | <b>320A<sup>①</sup></b> |
| $I_D$ (Package Limited) | <b>195A</b>             |




| G    | D     | S      |
|------|-------|--------|
| Gate | Drain | Source |

## Ordering Information

| Base part number | Package Type | Standard Pack      |          | Complete Part Number |
|------------------|--------------|--------------------|----------|----------------------|
|                  |              | Form               | Quantity |                      |
| IRFSL7434PbF     | TO-262       | Tube               | 50       | IRFSL7434PbF         |
| IRFS7434PbF      | D2Pak        | Tube               | 50       | IRFS7434PbF          |
|                  |              | Tape and Reel Left | 800      | IRFS7434TRL PbF      |



**Fig 1.** Typical On-Resistance vs. Gate Voltage



**Fig 2.** Maximum Drain Current vs. Case Temperature

### Absolute Maximum Ratings

| Symbol                            | Parameter                                                    | Max.         | Units |
|-----------------------------------|--------------------------------------------------------------|--------------|-------|
| $I_D$ @ $T_C = 25^\circ\text{C}$  | Continuous Drain Current, $V_{GS}$ @ 10V (Silicon Limited)   | 320①         | A     |
| $I_D$ @ $T_C = 100^\circ\text{C}$ | Continuous Drain Current, $V_{GS}$ @ 10V (Silicon Limited)   | 226①         |       |
| $I_D$ @ $T_C = 25^\circ\text{C}$  | Continuous Drain Current, $V_{GS}$ @ 10V (Wire Bond Limited) | 195          |       |
| $I_{DM}$                          | Pulsed Drain Current ②                                       | 1270 *       |       |
| $P_D$ @ $T_C = 25^\circ\text{C}$  | Maximum Power Dissipation                                    | 294          | W     |
|                                   | Linear Derating Factor                                       | 1.96         | W/°C  |
| $V_{GS}$                          | Gate-to-Source Voltage                                       | $\pm 20$     | V     |
| $dv/dt$                           | Peak Diode Recovery ④                                        | 5.0          | V/ns  |
| $T_J$                             | Operating Junction and                                       | -55 to + 175 | °C    |
| $T_{STG}$                         | Storage Temperature Range                                    |              |       |
|                                   | Soldering Temperature, for 10 seconds (1.6mm from case)      | 300          |       |

### Avalanche Characteristics

|                              |                                 |                            |    |
|------------------------------|---------------------------------|----------------------------|----|
| $E_{AS}$ (Thermally limited) | Single Pulse Avalanche Energy ③ | 490                        | mJ |
| $E_{AS}$ (Thermally limited) | Single Pulse Avalanche Energy ⑨ | 1098                       |    |
| $I_{AR}$                     | Avalanche Current ②             | See Fig. 14, 15 , 22a, 22b | A  |
| $E_{AR}$                     | Repetitive Avalanche Energy ②   |                            | mJ |

### Thermal Resistance

| Symbol          | Parameter                                              | Typ. | Max. | Units |
|-----------------|--------------------------------------------------------|------|------|-------|
| $R_{\theta JC}$ | Junction-to-Case ⑧                                     | —    | 0.5  | °C/W  |
| $R_{\theta JA}$ | Junction-to-Ambient (PCB Mount) , D <sup>2</sup> Pak ⑩ | —    | 40   |       |

### Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

| Symbol                          | Parameter                            | Min. | Typ. | Max. | Units | Conditions                                                 |
|---------------------------------|--------------------------------------|------|------|------|-------|------------------------------------------------------------|
| $V_{(BR)DSS}$                   | Drain-to-Source Breakdown Voltage    | 40   | —    | —    | V     | $V_{GS} = 0V$ , $I_D = 250\mu A$                           |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient  | —    | 32   | —    | mV/°C | Reference to $25^\circ\text{C}$ , $I_D = 5mA$ ②            |
| $R_{DS(on)}$                    | Static Drain-to-Source On-Resistance | —    | 1.25 | 1.6  | mΩ    | $V_{GS} = 10V$ , $I_D = 100A$ ⑤                            |
|                                 |                                      |      | 1.8  | —    | mΩ    | $V_{GS} = 6.0V$ , $I_D = 50A$ ⑤                            |
| $V_{GS(th)}$                    | Gate Threshold Voltage               | 2.2  | 3.0  | 3.9  | V     | $V_{DS} = V_{GS}$ , $I_D = 250\mu A$                       |
| $I_{DSS}$                       | Drain-to-Source Leakage Current      | —    | —    | 1.0  | μA    | $V_{DS} = 40V$ , $V_{GS} = 0V$                             |
|                                 |                                      |      |      | 150  |       | $V_{DS} = 40V$ , $V_{GS} = 0V$ , $T_J = 125^\circ\text{C}$ |
| $I_{GSS}$                       | Gate-to-Source Forward Leakage       | —    | —    | 100  | nA    | $V_{GS} = 20V$                                             |
|                                 | Gate-to-Source Reverse Leakage       | —    | —    | -100 |       | $V_{GS} = -20V$                                            |
| $R_G$                           | Internal Gate Resistance             | —    | 2.1  | —    | Ω     |                                                            |

### Notes:


- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A by source bonding technology . Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.099mH$   
 $R_G = 50\Omega$ ,  $I_{AS} = 100A$ ,  $V_{GS} = 10V$ .
- ④  $I_{SD} \leq 100A$ ,  $di/dt \leq 1307A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq 175^\circ\text{C}$ .
- ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .
- ⑥  $C_{OSS}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑦  $C_{OSS}$  eff. (ER) is a fixed capacitance that gives the same energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .
- ⑨ Limited by  $T_{Jmax}$  starting  $T_J = 25^\circ\text{C}$ ,  $L = 1mH$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 47A$ ,  $V_{GS} = 10V$ .
- ⑩ When mounted on 1" square PCB (FR-4 or G-10 Material).  
Please refer to AN-994 for more details:  
<http://www.irf.com/technical-info/appnotes/an-994.pdf>

\* Pulse drain current is limited at 780A by source bonding technology.

Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

| Symbol                     | Parameter                                     | Min. | Typ.  | Max. | Units | Conditions                                              |
|----------------------------|-----------------------------------------------|------|-------|------|-------|---------------------------------------------------------|
| $g_{fs}$                   | Forward Transconductance                      | 211  | —     | —    | S     | $V_{DS} = 10V, I_D = 100A$                              |
| $Q_g$                      | Total Gate Charge                             | —    | 216   | 324  | nC    | $I_D = 100A$                                            |
| $Q_{gs}$                   | Gate-to-Source Charge                         | —    | 51    | —    |       | $V_{DS} = 20V$                                          |
| $Q_{gd}$                   | Gate-to-Drain ("Miller") Charge               | —    | 77    | —    |       | $V_{GS} = 10V$ ⑤                                        |
| $Q_{sync}$                 | Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )    | —    | 139   | —    |       | $I_D = 100A, V_{DS} = 0V, V_{GS} = 10V$                 |
| $t_{d(on)}$                | Turn-On Delay Time                            | —    | 24    | —    | ns    | $V_{DD} = 20V$                                          |
| $t_r$                      | Rise Time                                     | —    | 68    | —    |       | $I_D = 30A$                                             |
| $t_{d(off)}$               | Turn-Off Delay Time                           | —    | 115   | —    |       | $R_G = 2.7\Omega$                                       |
| $t_f$                      | Fall Time                                     | —    | 68    | —    |       | $V_{GS} = 10V$ ⑤                                        |
| $C_{iss}$                  | Input Capacitance                             | —    | 10820 | —    | pF    | $V_{GS} = 0V$                                           |
| $C_{oss}$                  | Output Capacitance                            | —    | 1540  | —    |       | $V_{DS} = 25V$                                          |
| $C_{rss}$                  | Reverse Transfer Capacitance                  | —    | 1140  | —    |       | $f = 1.0\text{ MHz}$ , See Fig. 5                       |
| $C_{oss\text{ eff. (ER)}}$ | Effective Output Capacitance (Energy Related) | —    | 1880  | —    |       | $V_{GS} = 0V, V_{DS} = 0V\text{ to }32V$ ⑦, See Fig. 12 |
| $C_{oss\text{ eff. (TR)}}$ | Effective Output Capacitance (Time Related)   | —    | 2208  | —    |       | $V_{GS} = 0V, V_{DS} = 0V\text{ to }32V$ ⑥              |

## Diode Characteristics

| Symbol    | Parameter                                 | Min. | Typ. | Max.  | Units | Conditions                                                                                                                                                     |
|-----------|-------------------------------------------|------|------|-------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $I_S$     | Continuous Source Current<br>(Body Diode) | —    | —    | 320 ① | A     | MOSFET symbol<br>showing the<br>integral reverse<br>p-n junction diode.<br> |
| $I_{SM}$  | Pulsed Source Current<br>(Body Diode) ②   | —    | —    | 1270* |       |                                                                                                                                                                |
| $V_{SD}$  | Diode Forward Voltage                     | —    | 0.9  | 1.3   | V     | $T_J = 25^\circ\text{C}, I_S = 100A, V_{GS} = 0V$ ⑤                                                                                                            |
| $dv/dt$   | Peak Diode Recovery ④                     | —    | 5.0  | —     | V/ns  | $T_J = 175^\circ\text{C}, I_S = 100A, V_{DS} = 40V$                                                                                                            |
| $t_{rr}$  | Reverse Recovery Time                     | —    | 38   | —     | ns    | $T_J = 25^\circ\text{C}$ $V_R = 34V$ ,                                                                                                                         |
|           |                                           | —    | 37   | —     |       | $T_J = 125^\circ\text{C}$ $I_F = 100A$                                                                                                                         |
| $Q_{rr}$  | Reverse Recovery Charge                   | —    | 50   | —     | nC    | $T_J = 25^\circ\text{C}$ $di/dt = 100A/\mu s$ ⑤                                                                                                                |
|           |                                           | —    | 50   | —     |       | $T_J = 125^\circ\text{C}$                                                                                                                                      |
| $I_{RRM}$ | Reverse Recovery Current                  | —    | 1.9  | —     | A     | $T_J = 25^\circ\text{C}$                                                                                                                                       |




Fig 3. Typical Output Characteristics




Fig 4. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage







Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage




**Fig 9.** Typical Source-Drain Diode Forward Voltage




**Fig 10.** Maximum Safe Operating Area




**Fig 11.** Drain-to-Source Breakdown Voltage




**Fig 12.** Typical  $C_{OSS}$  Stored Energy




**Fig 13.** Typical On-Resistance vs. Drain Current



**Fig 13.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Fig 14.** Avalanche Current vs. Pulse width



**Fig 15.** Maximum Avalanche Energy vs. Temperature






**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))



1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5.  $BV$  = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$


$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$



**Fig 16.** Threshold Voltage vs. Temperature

**Fig 17 -** Typical Recovery Current vs.  $di_F/dt$ 

**Fig. 18 -** Typical Recovery Current vs.  $di_F/dt$ 

**Fig. 19 -** Typical Stored Charge vs.  $di_F/dt$ 

**Fig. 20 -** Typical Stored Charge vs.  $di_F/dt$




**Fig 21. Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs**




**Fig 22a. Unclamped Inductive Test Circuit**




**Fig 22b. Unclamped Inductive Waveforms**




**Fig 23a. Switching Time Test Circuit**



**Fig 23b. Switching Time Waveforms**



**Fig 24a. Gate Charge Test Circuit**




**Fig 24b. Gate Charge Waveform**



## D<sup>2</sup>Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)



| SYMBOL | DIMENSIONS  |       |          |      | NOTES |
|--------|-------------|-------|----------|------|-------|
|        | MILLIMETERS |       | INCHES   |      |       |
|        | MIN.        | MAX.  | MIN.     | MAX. |       |
| A      | 4.06        | 4.83  | .160     | .190 | 5     |
| A1     | 0.00        | 0.254 | .000     | .010 |       |
| b      | 0.51        | 0.99  | .020     | .039 |       |
| b1     | 0.51        | 0.89  | .020     | .035 |       |
| b2     | 1.14        | 1.78  | .045     | .070 |       |
| b3     | 1.14        | 1.73  | .045     | .068 | 5     |
| c      | 0.38        | 0.74  | .015     | .029 | 5     |
| c1     | 0.38        | 0.58  | .015     | .023 |       |
| c2     | 1.14        | 1.65  | .045     | .065 |       |
| D      | 8.38        | 9.65  | .330     | .380 | 3     |
| D1     | 6.86        | —     | .270     | —    | 4     |
| E      | 9.65        | 10.67 | .380     | .420 | 3,4   |
| E1     | 6.22        | —     | .245     | —    | 4     |
| e      | 2.54 BSC    |       | .100 BSC |      | 4     |
| H      | 14.61       | 15.88 | .575     | .625 |       |
| L      | 1.78        | 2.79  | .070     | .110 |       |
| L1     | —           | 1.68  | —        | .066 |       |
| L2     | —           | 1.78  | —        | .070 |       |
| L3     | 0.25 BSC    |       | .010 BSC |      |       |

### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [0.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- DIMENSION b1, b3 AND c1 APPLY TO BASE METAL ONLY.
- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- CONTROLLING DIMENSION: INCH.
- OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

### LEAD ASSIGNMENTS

#### DIODES

- ANODE (TWO DIE) / OPEN (ONE DIE)
- CATHODE
- ANODE

#### HEXFET

- GATE
- DRAIN
- SOURCE


#### IGBTs, CoPACK

- GATE
- COLLECTOR
- EMITTER


## D<sup>2</sup>Pak (TO-263AB) Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH  
LOT CODE 8024  
ASSEMBLED ON WW 02, 2000  
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position  
indicates "Lead - Free"




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>


## TO-262 Package Outline

Dimensions are shown in millimeters (inches)



# D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)



Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

**Qualification information†**

|                            |                        |      |
|----------------------------|------------------------|------|
| Qualification level        | Industrial             |      |
|                            | (per JEDEC JESD47F )†† |      |
| Moisture Sensitivity Level | D <sup>2</sup> Pak     | MSL1 |
|                            | TO-262                 | N/A  |
| RoHS compliant             | Yes                    |      |

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

†† Applicable version of JEDEC standard at the time of product release.

**Revision History**

| Date       | Comment                                                                                                                                                                                                                                                                                                                                                                            |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11/19/2014 | <ul style="list-style-type: none"> <li>Updated <math>E_{AS}(L=1mH) = 1098mJ</math> on page 2</li> <li>Updated note 9 "Limited by <math>T_{Jmax}</math>, starting <math>T_J = 25^{\circ}C</math>, <math>L = 1mH</math>, <math>R_G = 50\Omega</math>, <math>I_{AS} = 47A</math>, <math>V_{GS} = 10V</math>". on page 2</li> <li>Updated package outline on page 9 and 10.</li> </ul> |

International  
 Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA  
 To contact International Rectifier, please visit <http://www.irf.com/whoto-call/>