AEK-MCU-SRLNK

Data brief

Programmer and debugger for Stellar automotive microcontrollers



Product summary	
Programmer and debugger for Stellar automotive microcontrollers	AEK-MCU-SRLNK
Code generator, quick resources configurator and Eclipse development environment for Stellar automotive MCUs	StellarStudio
Automotive 3 V TVS in 0402	ESDAVLC8-1BT2Y
ESD Protection for USB 2.0 High Speed	USBLC6-2P6
Application	Micro programming tools

Features

- USB/JTAG debugger dongle for Stellar automotive MCU families
- USB connector for supply and data communication
- Application firmware directly downloaded into Stellar device FLASH or RAM memory
- Run and debug your application firmware
- Compliant with the IEEE 1149.1 JTAG protocol
- Integrates serial port connection via USB interface (virtualCOM)
- Provides NVM programming (erase/program/verify)
- Connectors:
  - 20-pin header connector for JTAG interface
  - 3-pin header connector for UART interface
- Status LEDs to indicate the target I/O voltage, connection state, and running state
- Operating temperature range: from 0 to 50°C
- Compatible with StellarStudio

Description

The AEK-MCU-SRLNK is a debugger/programmer dongle for Stellar automotive microcontrollers.

It consists of a passive USB-to-JTAG debugger and programmer, which provides a cost-effective, small-size, and fast-prototyping solution for any vehicle applications.

This dongle ensures short development time through easy-to-use hardware and simple software fully integrated into StellarStudio IDE.

The JTAG interface ensures an easy plug to any ST standalone automotive microcontroller and its evaluation boards (compliant with the IEEE 1149.1 JTAG protocol).

The AEK-MCU-SRLNK provides a virtual COM port interface that enables the host PC to communicate with the microcontroller through UART.

1 Connectivity

Figure 1. **AEK-MCU-SRLNK connectivity**



2 Schematic diagrams

Figure 2. **AEK-MCU-SRLNK circuit schematic (1 of 3)**



Figure 3. AEK-MCU-SRLNK circuit schematic (2 of 3)



Figure 4. AEK-MCU-SRLNK circuit schematic (3 of 3)



3 Board versions

Table 1. AEK-MCU-SRLNK versions

PCB version	Schematic diagrams	Bill of materials
AEK$MCU-SRLNKA (1)	AEK$MCU-SRLNKA schematic diagrams	AEK$MCU-SRLNKA bill of materials

1. *This code identifies the AEK-MCU-SRLNK evaluation board first version. It is printed on the board PCB.*

Revision history

Table 2. **Document revision history**

Date	Revision	Changes
13-Jan-2026	1	Initial release.

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.