



Datasheet

Product Feature Summary

• 3 phase smart gate driver

- o 5.5 V to 60 V operating supply voltage (recommended operating condition)
- o 1.5 A sink/ 1.5 A source peak gate driver currents
- o Programmable driving voltage (7 V, 10 V, 12 V, 15 V)
- o Independently programmable high side/low side slew rate control
- o Independently programmable dead time for turn on/off switching
- o Control using 3PWM or 6PWM inputs up to 200 kHz
- o Built-in commutation tables for using 1PWM with or without Hall sensors

Integrated power supplies

- High efficiency synchronous buck converter with programmable switching frequency. Supplies gate driver charge pumps, DVDD linear regulator and both internal and external components
- o Linear regulator with 300 mA current capability for MCU and other components supply (DVDD)
- Dual charge pump for supplying gate driver even at low supply voltage

Three integrated current sense amplifiers

- o Adjustable gain and offset
- o Configurable low side R_{DSON} sensing
- Three integrated Hall sensor comparators
- Integrated ADC for signal monitoring
- Locked rotor detection
- 3.3 V/5 V compatible digital interface
- Programmable SPI digital interface

• Protection features:

- o External brake with programmable braking response
- Over-Current Protection (OCP) on current sense amplifiers (programmable)
- o Over-Current Protection (OCP) for buck converter and DVDD linear regulator (programmable)
- Under-Voltage Lockouts (UVLO) for internal and external supplies
- o Over-Voltage Fault (OVLO) reporting for buck converter and DVDD linear regulator
- Over-Temperature warning and shutdown (OTW, OTS)
- o Programmable watchdog timer
- Reporting through nFAULT and SPI registers
- Thermally enhanced 48pin VQFN package

Datasheet



Potential Applications

- Battery powered power tools and gardening tools
- Robotic lawn mowers
- E-bikes
- Robotics, RC toys, consumer drones and multi-copters
- Pumps and fans
- Other 3 Phase BLDC and PMSM motors

Product Description

Infineon's MOTIX™ 6EDL7141 is a gate driver IC for 3 phase BLDC or PMSM motor drive applications. It provides three half-bridge drivers, each capable of driving a high side and low side N-type MOSFET.

The gate driver is also provided with programmable dead time delays for preventing current shoot-through between HS and LS switches in normal operation.

Separate charge pumps for low and high side gate drivers support 100% duty cycle and low voltage supply operation. Supplies for the gate drivers are programmable to one of the following levels: 7 V, 10 V, 12 V or 15 V. Additionally, the slew rate of the driving signal can be programmed with fine granularity to reduce EMI emissions.

An integrated synchronous buck converter provides an efficient supply of current to the rest of the system. However, power tool systems require high precision current measurements, involving a very precise ADC reference voltage. For that purpose, 6EDL7141 uses a linear voltage regulator (up to 300mA), powered by the buck converter to supply the MCU and other sensitive components in the system. With this advanced power supply architecture, not only the best possible signal quality is achieved, but also the power efficiency is optimized at any input and output condition.

6EDL7141 includes three current sense amplifiers for accurate current measurements that support bidirectional low side current sensing with programmable gain. R_{DSON} sensing is supported through internal connection of the phase nodes to the current sense amplifiers inputs. Temperature compensation if needed shall be provided by the user application. Outputs of current sense amplifiers support both 3.3V and 5V allowing most commercial controllers to be compatible. Low noise, low settling times and high accuracy are the main features of the integrated operational amplifiers. An internal buffer can be used to offset the sense amplifier outputs for optimizing the dynamic range.

The device provides numerous protection features for improving application robustness during adverse conditions like monitoring of power supply voltages as well as system parameters. The failure behavior, threshold voltages and filter times of the supervisions of the device are adjustable via SPI. Monitored aspects include inverter currents, gate drive voltages and currents, device temperature, and rotor locked. When a fault occurs, the device stops driving and pulls nFAULT pin low, in order to prevent system damage or other possible malfunction. This signal can be connected to a microcontroller to inform the processor that a fault has happened. The microcontroller can request more information on the fault via SPI commands.

The integrated SPI interface can be used to configure 6EDL7141for the application. The SPI provides both detailed fault reporting and flexible parameter settings such as gain of the current sense amplifiers, slew rate control of the gate drivers, various protection features or gate driver voltage.



System Block Diagram

Figure 1 shows a simplified system block diagram where MOTIX[™] 6EDL7141 is used as a 3-phase gatedriver in a µC-based Hall-sensored BLDC motor control system. The integrated buck regulator provides the power supply for both the microcontroller unit (MCU) and the Hall sensors in the BLDC motor.




Figure 1 Simplified System Block Diagram

Package Description

MOTIX[™] 6EDL7141 is integrated in a VQFN48 7mm x 7mm package with an exposed pad. The device and package information is shown in Table 1.

Table 1 Device and package information

Part Number	Package	Body Size	Lead Pitch
6EDL7141	PG-VQFN-48-78	7.0 mm × 7.0 mm	0.5 mm

Datasheet



Table of contents

Product	Feature Summary	1
Potentia	al Applications	2
Product	Description	2
System I	Block Diagram	3
Package	Description	3
1	Pin Configuration	
_ 1.1	Pin Assignment	
1.2	Pin Definitions and Functions	
2	General Product Characteristics	11
2.1	Absolute Maximum Ratings	
2.2	Recommended Operating Conditions	
2.3	ESD Robustness	
2.4	Thermal Resistance	
2.5	Electrical Characteristics	
2.6	Electrical Characteristic Graphs	
3	Product Features	
3.1	Functional Block Diagram	
3.2	PWM Modes	
3.2.1	PWM with 6 Independent Inputs – 6PWM	
3.2.2	PWM with 3 Independent Inputs – 3PWM	
3.2.3	PWM with 1 Input and Commutation Pattern – 1PWM	
3.2.4	PWM with 1 Input and Commutation with Hall Sensor Inputs – 1PWM with Hall Sensors	
3.2.5	PWM with 1 Input and Commutation with Hall Sensor Inputs and Alternating Recirculation	
	1PWM with Hall Sensors and Alternating Recirculation	
3.2.6	PWM Braking Modes	
3.2.7	Dead Time Insertion	
3.3	Integrated Three Phase Gate Driver	
3.3.1	Gate Driver Architecture	46
3.3.2	Slew Rate Control	47
3.3.3	Gate Driver Voltage Programmability	51
3.4	Charge Pump Configuration	52
3.4.1	Charge Pump Clock Frequency Selection	52
3.4.2	Charge Pump Clock Spread Spectrum Feature	52
3.4.3	Charge Pump Pre-Charge for VCCLS	53
3.4.4	Charge Pump Tuning	
3.4.5	Gate Driver and Charge Pumps Protections	53
3.5	Power Supply System	56
3.5.1	Synchronous Buck Converter Description	
3.5.2	DVDD Linear Regulator	
3.6	Current Sense Amplifiers	
3.6.1	R _{DSON} Sensing Mode vs Leg Shunt Mode	
3.6.2	Current Shunt Amplifier Timing Mode	
3.6.3	Current Shunt Amplifier Blanking Time	
3.6.4	Current Sense Amplifier Offset Generation: Internal or External (VREF pin)	
3.6.5	Overcurrent Comparators and DAC for Current Sense Amplifiers	
3.6.6	Current Sense Amplifier Gain Selection	
3.6.7	Current Sense Amplifier DC Calibration	
3.6.8	Auto-Zero Compensation of Current Sense Amplifier	70

Datasheet



3.7	Hall Comparators	72
3.8	Watchdog Timers	72
3.8.1	Buck converter watchdog	
3.8.2	General Purpose Watchdog	
3.8.3	Locked-Rotor Protection Watchdog Timer	
3.9	Multi-Function Pins	
3.9.1	EN_DRV Pin	75
3.9.2	VSENSE/nBRAKE Pin	
3.9.3	CS_GAIN/AZ Pin	
3.10	ADC Module-Analog to Digital Converter	
3.10.1	ADC Measurement Sequencing and On Demand Conversion	78
3.10.2	Die Temperature Sensor	79
4	Device Start-Up	80
4.1	Power Supply Start-Up	80
4.2	Gate Driver and CSAMP Start-up	80
5	Device Functional States	83
6	Protections and Faults Handling	85
7	Device Programming-OTP and SPI interface	90
7.1.1	OTP User Programming Procedure: Loading Custom Default Values	
7.1.2	SPI Communication	
R	Register Map	94
3.1	Device Programmability	
3.2	Register Map	
	tatus Register	
	ature Status Register	
•	upply Status Register	
	nal Status Register	
	tus Register	
	tus Register	
Charge F	Pumps Status Register	103
Device II	D Register	104
Faults Cl	lear Register	104
Power S	upply Configuration Register	105
ADC Con	nfiguration Register	107
PWM Co	nfiguration Register	108
Sensor C	Configuration Register	109
Watchdo	og Configuration Register	110
	og Configuration Register 2	
	ver Current Control Register	
	ver Pre-Charge Current Control Register	
	Source Control Register	
	Sink Control Register	
	ne Register	
_	Pump Configuration Register	
	Sense Amplifier Configuration Register	
	Sense Amplifier Configuration Register 2	
OTP Pro	gram Register	
9	Application Description	
9.1	Recommended External Components	123

Datasheet



9.2	PCB Layout Recommendations	123
9.3	Typical Applications	
10	ESD Protection	
11	Package Information	134
Revisio	on history	



1 Pin Configuration

1.1 Pin Assignment

In Figure 2, the pinout of MOTIX[™] 6EDL7141 is presented.




Figure 2 Pin configuration

Pin Configuration



1.2 Pin Definitions and Functions


Table 2 describes the different characteristics and functionalities assigned to the different pin of 6EDL7141 device.

I: Input, O: output, IO: Input and/or Output, D: Digital, A: Analog, AD: Analog and/or Digital, P: Power, G: Ground.

Table 2 Pin definition

I able 2	Pilituei	IIIICIOII		1					
Pin#	Pin Name	10	Туре	Description					
1	nSCS	I	D	Chip Select for SPI. Active low					
2	SCLK	I	D	SPI clock signal					
3	SDO	0	D	SPI data output signal					
4	SDI	I	D	SPI data input signal					
5	nFAULT	0	D	When low indicates a fault has occurred; connect external pull-up to MCU power supply					
6	INHA	1	D	PWM input signal for channel A high side. Common PWM signal for PWM mode 1. Connect to DGND if not used					
7	INLA	1	D	PWM input signal for channel A low side. Input of Hall sensor A in 1PWM modes. Connect to DGND if not used					
8	INHB	I	D	PWM input signal for channel B high side. Connect to DGND if not used					
			_	PWM input signal for channel B low side.					
9	INLB	I	D	Input of Hall sensor B in 1PWM modes. Connect to DGND if not used					
10	INHC		D	PWM input signal for channel C high side.					
	INFIC	I	U	DIR signal for 1PWM modes. Connect to DGND if not used					
11	INLC		D	PWM input signal for channel C low side.					
	IIVEC	'		Input of Hall sensor C in 1PWM modes. Connect to DGND if not used					
12	CS_GAIN/ AZ	I	A	Analog programming for the shunt amplifier gain. Dual function as Auto-Zero: input to control external Auto-Zero function					
13	VSENSE/ nBRAKE	I	A/D	Analog programming of DVDD output voltage during start-up. Connect a pull down resistor to select DVDD voltage: R<=3.3 k Ω \rightarrow DVDD=3.3 V R>= 10 k Ω \rightarrow DVDD= 5.0 V After start-up, pin will be in nBRAKE mode: used for motor braking. Active low					
14	DVDD	_	Р	Supply for external MCU, Hall sensors, etc. Voltage is generated by integrated linear voltage regulator and defined by VSENSE pin or SPI					
15	PVDD	-	Р	Power supply of the device					
16	PH	-	Р	Buck phase node voltage. Connect to output inductor					
17	PGND	-	G	Power ground used for buck converter, charge pumps and gate drivers					
18	VDDB	-	Р	Buck output voltage. Connect capacitor between VDDB and PGND.					
19	CP1L	-	Р	Bottom connection of the charge pump flying capacitor 1					
20	CP1H	-	Р	Top connection of the charge pump flying capacitor 1					
21	CP2L	-	Р	Bottom connection of the charge pump flying capacitor 2					
22	CP2H	-	Р	Top connection of the charge pump flying capacitor 2					








VCCLS P Output of low side charge pump. Connect a capacitor from VCCLS to PGND.	Pin #	Pin Name	10	Туре	Description			
PVDD or PGND BYDD or PGND CHRS GHC O A High side gate driving signal for phase C. Not connected or connected to PVDD if not used High side source connection (phase node) for phase C. Positive input of shunt amplifier C for Roson sensing. Not connected if not used Low side gate driving signal for phase C. Not connected if not used Low side source connection for phase C. SLC IO A CSNC I A Current sense amplifier negative input for phase C. Short to PGND if not used Low side source connection for phase C. Short to PGND or DGND if not used CSNB I A Current sense amplifier negative input for phase B. Short to PGND or DGND if not used Low side source connection for phase B. CSNB I A Current sense amplifier negative input for phase B. Short to PGND or DGND if not used Low side source connection for phase B. CSNB I A Current sense amplifier negative input for phase B. Short to PGND or DGND if not used Low side source connection for phase B. Positive input of shunt amplifier B for shunt sensing. Short to PGND if not used High side source connection (phase node) for phase B. Positive input of shunt amplifier B for Roson sensing. Not connected if not used High side source connection (phase node) for phase B. Positive input of shunt amplifier B for Roson sensing. Not connected to PVDD if not used High side gate driving signal for phase B. Not connected or connected to PVDD if not used High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side gate driving signal for phase A. Not connected if not used High side gate driving signal for phase A. Not connected if not used Low side source connection (phase node) for phase A. Positive input of shunt amplifier A for Roson sensing. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used Low side source connection for phase A. Positive input of shunt amplifier negative input for phase A. Not connected if	23	VCCLS	-		Output of low side charge pump. Connect a capacitor from VCCLS to			
SHC	24	VCCHS	-	Р	Output of high side charge pump. Connect a capacitor from VCCHS to			
26 SHC IO A Positive input of shunt amplifier C for Roson sensing. Not connected if not used 27 N.C Not connected 28 GLC O A Low side gate driving signal for phase C. Not connected if not used 29 SLC IO A Positive input of shunt amplifier C for shunt sensing. Short to PGND if not used 30 CSNC I A Current sense amplifier negative input for phase D. Short to PGND or DGND if not used 31 CSNB I A Current sense amplifier negative input for phase B. Short to PGND or DGND if not used 32 SLB IO A Positive input of shunt amplifier B for shunt sensing. Short to PGND if not used 33 GLB O A Low side source connection for phase B. 34 N.C Not connected 35 SHB IO A Positive input of shunt amplifier B for Roson sensing. Not connected if not used 36 GHB O A High side source connection (phase node) for phase B. 37 Positive input of shunt amplifier B for Roson sensing. Not connected if not used 38 SHA IO A Positive input of shunt amplifier B for Roson sensing. Not connected to PVDD if not used 39 N.C Not connected 40 GLA O A Low side gate driving signal for phase A. Not connected if not used 41 SLA IO A Positive input of shunt amplifier A for Roson sensing. Not connected if not used 42 CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used 43 CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used	25	GHC	0	А				
SLC	26	SHC	Ю	А	Positive input of shunt amplifier C for R _{DSON} sensing. Not connected if			
Low side source connection for phase C. Positive input of shunt amplifier C for shunt sensing. Short to PGND if not used CSNC I A Current sense amplifier negative input for phase C. Short to PGND or DGND if not used CSNB I A CURRENT SENSE AMPLIFIER TO SENSE SENS	27	N.C.	-	-	Not connected			
SLC IO A Positive input of shunt amplifier C for shunt sensing. Short to PGND if not used CSNC I A Current sense amplifier negative input for phase C. Short to PGND or DGND if not used CSNB I A CUrrent sense amplifier negative input for phase B. Short to PGND or DGND if not used Low side source connection for phase B. Low side source connection for phase B. Positive input of shunt amplifier B for shunt sensing. Short to PGND if not used A N.C Not connected High side source connection (phase node) for phase B. Positive input of shunt amplifier B for Roson sensing. Not connected if not used A High side gate driving signal for phase B. Not connected if not used GHB O A High side gate driving signal for phase B. Not connected or connected to PVDD if not used GHA O A High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side source connection (phase node) for phase A. BHA IO A Positive input of shunt amplifier A for Roson Sensing. Not connected if not used High side source connection (phase node) for phase A. Positive input of shunt amplifier A for Roson Sensing. Not connected if not used Low side source connection (phase node) for phase A. Positive input of shunt amplifier A for Roson Sensing. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for Shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CURRENT SENSE A. Current sense amplifier negative input for phase A. Not connected if not used	28	GLC	0	Α	Low side gate driving signal for phase C. Not connected if not used			
CSNB I A DGND if not used CUrrent sense amplifier negative input for phase B. Short to PGND or DGND if not used Low side source connection for phase B. SLB IO A Positive input of shunt amplifier B for shunt sensing. Short to PGND if not used 33 GLB O A Low side gate driving signal for phase B. Not connected if not used 34 N.C Not connected High side source connection (phase node) for phase B. SHB IO A Positive input of shunt amplifier B for R _{DSON} sensing. Not connected if not used GHB O A High side gate driving signal for phase B. Not connected or connected to PVDD if not used High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side source connection (phase node) for phase A. SHA IO A Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected GLA O A Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used	29	SLC	Ю	А	Positive input of shunt amplifier C for shunt sensing. Short to PGND if			
SLB IO A Positive input of shunt amplifier B for shunt sensing. Short to PGND if not used 32 SLB IO A Low side gate driving signal for phase B. Not connected if not used 33 GLB O A Low side gate driving signal for phase B. Not connected if not used 34 N.C Not connected 35 SHB IO A Positive input of shunt amplifier B for Roson sensing. Not connected if not used 36 GHB O A High side gate driving signal for phase B. Not connected or connected to PVDD if not used 37 GHA O A High side gate driving signal for phase A. Not connected or connected to PVDD if not used 38 SHA IO A Positive input of shunt amplifier A for Roson sensing. Not connected if not used 39 N.C Not connected 40 GLA O A Low side gate driving signal for phase A. Not connected if not used 41 SLA IO A Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used 42 CSNA I A Current sense amplifier negative input for phase A. Not connected if not used 43 CSOA O A Current sense amplifier output for phase A. Not connected if not used	30	CSNC	I	А	, , , ,			
32 SLB IO A Positive input of shunt amplifier B for shunt sensing. Short to PGND if not used 33 GLB O A Low side gate driving signal for phase B. Not connected if not used 34 N.C Not connected 35 SHB IO A Positive input of shunt amplifier B for R _{DSON} sensing. Not connected if not used 36 GHB O A High side gate driving signal for phase B. Not connected or connected to PVDD if not used 37 GHA O A High side gate driving signal for phase A. Not connected or connected to PVDD if not used 38 SHA IO A Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used 39 N.C Not connected 40 GLA O A Low side gate driving signal for phase A. Not connected if not used 41 SLA IO A Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used 42 CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used 43 CSOA O A Current sense amplifier output for phase A. Not connected if not used	31	CSNB	ı	А	, , ,			
34 N.C Not connected High side source connection (phase node) for phase B. SHB IO A Positive input of shunt amplifier B for R _{DSON} sensing. Not connected if not used GHB O A High side gate driving signal for phase B. Not connected or connected to PVDD if not used GHA O A High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side source connection (phase node) for phase A. SHA IO A Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected GLA O A Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	32	SLB	Ю	А	Positive input of shunt amplifier B for shunt sensing. Short to PGND if			
High side source connection (phase node) for phase B. Positive input of shunt amplifier B for R _{DSON} sensing. Not connected if not used High side gate driving signal for phase B. Not connected or connected to PVDD if not used High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side source connection (phase node) for phase A. Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected Low side gate driving signal for phase A. Not connected if not used Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	33	GLB	0	Α	Low side gate driving signal for phase B. Not connected if not used			
SHB IO A Positive input of shunt amplifier B for R _{DSON} sensing. Not connected if not used GHB O A High side gate driving signal for phase B. Not connected or connected to PVDD if not used High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side source connection (phase node) for phase A. SHA IO A Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected GLA O A Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. Not connected if not used Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	34	N.C.	-	-	Not connected			
GHB O A to PVDD if not used GHA O A High side gate driving signal for phase A. Not connected or connected to PVDD if not used High side source connection (phase node) for phase A. High side source connection (phase node) for phase A. Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected GLA O A Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. Low side source connection for phase A. Conrected if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	35	SHB	Ю	А	Positive input of shunt amplifier B for R _{DSON} sensing. Not connected if			
to PVDD if not used High side source connection (phase node) for phase A. Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. Low side source connection for phase A. SLA IO A Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	36	GHB	0	А				
SHA IO A Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if not used N.C Not connected Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. SLA IO A Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	37	GHA	О	А				
40 GLA O A Low side gate driving signal for phase A. Not connected if not used Low side source connection for phase A. SLA IO A Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA I A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used CSOA O A Current sense amplifier output for phase A. Not connected if not used	38	SHA	Ю	А	Positive input of shunt amplifier A for R _{DSON} sensing. Not connected if			
Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA CSOA A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used Current sense amplifier output for phase A. Not connected if not used	39	N.C.	-	-	Not connected			
Low side source connection for phase A. Positive input of shunt amplifier A for shunt sensing. Short to PGND if not used CSNA CSOA A Current sense amplifier negative input for phase A. Short to PGND or DGND if not used Current sense amplifier output for phase A. Not connected if not used	40	GLA	0	Α	Low side gate driving signal for phase A. Not connected if not used			
42 CSNA I A DGND if not used 43 CSOA O A Current sense amplifier output for phase A. Not connected if not used	41	SLA	Ю	А	Positive input of shunt amplifier A for shunt sensing. Short to PGND if			
	42	CSNA	I	А	· · · · · ·			
44 CSOB O A Current sense amplifier output for phase B. Not connected if not used	43	CSOA	0	Α	Current sense amplifier output for phase A. Not connected if not used			
	44	CSOB	0	Α	Current sense amplifier output for phase B. Not connected if not used			
45 CSOC O A Current sense amplifier output for phase C. Not connected if not used	45	CSOC	0	Α	Current sense amplifier output for phase C. Not connected if not used			







Pin#	Pin Name	10	Туре	Description			
46	VREF	I	А	Optional reference voltage input offsetting the current sense (CS) outputs with respect to DGND. Not connected if not used			
47	CE	I	Α	Chip Enable. Starts up the device upon rising edge			
48	EN_DRV	1	D	Enables the gate driver section and internal circuitry based on the configuration. Can be configured as watchdog clock. Internal pull down			
	Ground Pad	-	Р	Ground connection for digital section. Solder to PCB.			

10

General Product Characteristics



2 General Product Characteristics

2.1 Absolute Maximum Ratings

Table 3 shows the absolute maximum ratings for the device. Ratings are intended in the temperature range T_j =-40°C to T_j =150°C. All voltages are referred to ground (PGND for buck converter, charge pumps and gate driver related parameters and DGND for the rest), positive currents are flowing into the pin (unless otherwise specified).

Table 3 Absolute maximum ratings

Parameter	Symbol		Valu	ies	Unit	Condition
		Min	Тур	Max	Oilit	Condition
Supply voltage	PVDD	-0.3		70	V	
Supply voltage slew	CD			2	\//us	During start-up
rate	SR _{PVDD}			0.25	V/μs	During active mode
CE pin voltage	V _{CE}	-0.3		7	V	
Power ground to digital ground voltage	PGND – DGND	-0.3		0.3	V	
Low side gate driver supply voltage	VCCLS	-0.3		16.5	V	This is same as PVCC
VCCHS voltage	VCCHS	PVDD- 0.3		86.5	V	VCCHS = PVDD + PVCC
VCCHS-V _{SHx} voltage	VCCHS-V _{SHx}			86.5	٧	
VCCHS-V _{GHx} voltage	VCCHS-V _{GHx}			86.5	V	
Source high side	V _{SHx}	-8		70	٧	DC voltage
voltage		-10		70		500ns pulse max
Source low side voltage/Shunt	V _{SLx}	-8		8	V	DC voltage
amplifier positive input voltage		-10		8		500ns pulse max
Gate high side	V_{GHx}	-8		VCCHS+0.3	V	DC voltage,
voltage		-10		VCCHS+0.3		500ns pulse max
Gate low side voltage	V_{GLx}	-8		VCCLS+0.3	V	DC voltage
		-10		VCCLS+0.3		500ns pulse max
Gate to Source high	V _{GHx} - V _{SHx}	-0.3		16	V	DC, T _j = 25 °C
side voltage		-2		16		500ns pulse max, T _j = 25 °C
Gate to Source low	V _{GLx} - V _{SLx}	-0.3		16	V	DC, T _j = 25 °C
side voltage		-2		16		500ns pulse max, T _j = 25 °C





General Product Characteristics

Parameter	Symbol		Valu	es	Unit	Condition
r ai ailletei	Symbol	Min	Тур	Max	Unit	Condition
Shunt amplifier negative input voltage	V _{CSN}	-0.3		DVDD+0.3		
Flying capacitor 1 voltage	V _{CP1H} - V _{CP1L} ,	-0.3		9	V	
CP1L pin voltage	V _{CP1L} ,	-0.3		9	V	
CP1H pin voltage	V _{CP1H} ,	-0.3		16.5	٧	
Flying capacitor 2 voltage	V _{CP2H} - V _{CP2L}	-0.3		70	V	
CP2L pin voltage	V _{CP2L}	-0.3		16.5	V	
CP2H pin voltage	V _{CP2H}	-0.3		86.5	V	
Buck converter output voltage	VDDB	-0.3		9	V	
Discounting	.,	-0.3		70	V	DC condition
Phase voltage	V_{PH}	-5		70		Less than 20 ns pulse
DVDD regulator output voltage	DVDD	-0.3		6	V	
Input/Output pin voltage	VINHX, VINLX, VnFAULT, VSCLK, VnSCS, VSDI, VSDO, VCSOX, VREF	-0.3		DVDD + 0.3	V	
Maximum current for digital pins	I _{DIG_IN_MAX}	-1		1	mA	
Analog input pin voltage	V _{EN_DRV} , V _{VSENSE/nBRAKE} , V _{CS_GAIN/AZ}	-0.3		7	V	Analog or analog and digital pins
Maximum current for analog inputs	I _{AN_IN_MAX}	-1		10	mA	
Maximum sink current for open- drain pins	Iod_sink_max			7	mA	
VREF pin sink current	I _{REF_SINK}	-50		50	μΑ	
Junction temperature	TJ	-40		150	°C	
Storage temperature	Ts	-55		150	°C	
Case temperature	T _{CASE}			145	°C	

Note:

Datasheet

Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. These are stress ratings only which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions.

Note: Absolute Maximum Ratings are not subject to production test, specified by design.

12

General Product Characteristics



2.2 Recommended Operating Conditions

Operating at $T_A = 25$ °C. All voltages are referred to ground (PGND for buck converter, charge pumps and gate driver related parameters and DGND for the rest), positive currents are flowing into the pin (unless otherwise specified).

Table 4 Recommended operating conditions

Darameter	Cumbal		Values	3	Unit	Condition
Parameter	Symbol	Min	Тур	Max	Unit	Condition
Supply voltage	PVDD	5.5		60	V	
C	CD.			2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	During start-up
Supply voltage slew rate	SR _{PVDD}			0.25	V/µs	During active mode
CE pin voltage range	V _{CE}	0		6	V	
External supply voltage regulator output voltage	DVDD	3.3		5.5	V	Configurable via VSENSE pin or SPI (OTP write)
Buck phase voltage	W	-0.3		60	V	DC condition
continuous	V _{PH}	-5		60	V	Less than 20 ns pulse
Inverter phase voltage	V _{SHx}	-8		60		
High side gate driver supply voltage	VCCHS	-0.3		75	V	
Gate driver supply voltage (PVCC)	VCCLS, VCCHS-PVDD	7		15	V	Programmable via SPI. This value is equal to PVCC
Gate driver maximum operating frequency	f _{PWM_GD}			200	kHz	
Digital pin I/O voltage range	V _{INHx} , V _{INLx} , V _{nFAULT} , V _{CS_GAIN/AZ} V _{EN_DRV} , V _{SCLK} , V _{nSCS} , V _{SDI} , V _{SDO}	-0.3		DVDD	V	When CS_GAIN/AZ pin works as digital input
Shunt amplifier input voltage range	V _{SLX} , V _{CSNx}	-0.3		0.3	V	Sense amplifier configured for shunt resistor sensing
Analog pins voltage range	V _{CSOx} , V _{VSENSE/nBRAKE} , V _{CS_GAIN/AZ}	0		DVDD	V	When CS_GAIN/AZ and VSENSE/nBRAKE pins work as analog pins
VREF input voltage range	V _{REF}	DVDD/ 4		DVDD /2		VREF is configured as input
Junction temperature range	TJ	-40		125	°C	

General Product Characteristics



2.3 ESD Robustness

ESD robustness related data is listed in Table 5.

Table 5 ESD robustness data¹⁾

Parameter	Symbol		Values		Unit	Condition
Parameter	Symbol	Min	Тур	Max		Condition
ESD robustness all pins	V _{ESD_HBM}			2000	V	HBM ²⁾
ESD robustness all pins	V _{ESD_CDM}			500	V	CDM ³⁾
ESD robustness (corner pins)	V _{ESD_CDM_CORNER}			750	V	CDM ³⁾ for corner pins only

¹⁾ Not subject to production test, specified by design

2.4 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 6 Thermal resistance parameters

Parameter	Cumbal		Values		Unit	Condition
Parameter	Symbol	Min	Тур Мах		Unit	Condition
Junction-to-ambient thermal resistance	$R_{\theta JA}$		41.2		°C/W	Ta = 25 °C, FR4 PCB, size: $60.0 \times 40.0 \times 1.5 \text{ mm}^3$, stack 2S2P
Junction-to-case (top) thermal resistance	$R_{\theta JC(top)}$		25.55		°C/W	Ta = 25 °C
Junction-to-case (bottom) thermal resistance	$R_{\theta JC(bot)}$		6.73		°C/W	Ta = 25 °C

2.5 Electrical Characteristics

PVDD = 5.5 to 60 V, $T_A = 25$ °C, unless specified under test condition. All voltages are referred to ground (PGND for buck converter, charge pumps and gate driver related parameters and DGND for the rest), positive currents are flowing into the pin (unless otherwise specified).

Table 7 Electrical characteristics

Dawanatan	Cymphol		Values		Unit	Condition			
Parameter	Symbol	Min	Тур	Max	Unit	Condition			
Main Power Supply (PVDD)									
Supply voltage	PVDD	5.5		60	V				
PVDD current, active mode	I _{PVDD_ACTIVE}	20		50	mA	V _{EN_DRV} > V _{EN_DRV_TH} , V _{CE} > V _{CE_TH_R} , PVDD = 40V, typical application run			
PVDD current, standby mode	I _{PVDD_STANDBY}	3		8	mA	$V_{EN_DRV} < V_{EN_DRV_TH}$, $V_{CE} > V_{CE_TH_R}$, PVDD = 40V			

²⁾ ESD robustness, Human Body Model (HBM) according to ANSI/ESDA/JEDEC JS001 (1.5 $k\Omega$, 100 pF)

³⁾ ESD robustness, Charge Device Model (CDM) according to ANSI/ESDA/JEDEC JS-002





D	C	Values				O
Parameter	Symbol	Min	Тур	Max	Unit	Condition
PVDD current, OFF mode	I _{PVDD_OFF}	25		40	μΑ	$V_{EN_DRV} < V_{EN_DRV_TH}$, $V_{CE} < V_{CE_TH_R.}$ PVDD = 40V
			Gate	Driver		
Low side gate driver supply voltage target	VCCLS	7		15	V	Generated from charge pump. Gate driver supply voltage programmable via SPI
High side gate driver supply voltage target	VCCHS	10.8		74.3	V	Generated from charge pump. Gate driver supply voltage programmable via SPI according to VCCLS
High side gate driver output	$V_{\text{GHx-}}V_{\text{SHx}}$			VCCLS - 0.7	V	More details in section 2.6
Low side gate driver output	$V_{\text{GLx-}}V_{\text{SLx}}$			VCCLS	V	More details in section 2.6
Peak source current (high side and low side drivers)	I _{GD_SRC_PEAK}		1.5		А	Current flowing from pin. Gate driver current programmable via SPI
Peak sink current (high side and low side drivers)	I _{GD_SNK_PEAK}		1.5		A	Current into the pin. Gate driver current programmable via SPI
Hold gate currentl)	1		250		m A	Low side gate driver
Hold gate current ¹⁾	I _{HOLD}		50		mA	High side gate driver
Source and sink current accuracy	I _{GD_} ACCURACY	-20		20	%	With respect to gate driver current mean value. Mean value for the different programmed settings can deviate from target value
Charge pump clock frequency	f _{CP_CLK}	190		1600	kHz	Programmable via SPI
Charge pump clock accuracy	f _{CP_CLK_ACC}	-5		5	%	
Charge pump clock frequency spread spectrum ¹⁾	f _{CP_CLK_SS}	0		30	%	
High side gate driver				60	m A	PVDD ≥ 9.5 V operation
average current	I _{GD_VCCHS}			30	mA	PVDD < 9.5 V operation
				60		PVDD ≥ 9.5 V operation
Low side gate driver average current	I _{GD_VCCLS}			30	mA	PVDD < 9.5 V operation







Parameter	Symbol	Values			Unit	Condition	
Parameter	Syllibot	Min	Тур	Max	Unit	Condition	
Charge pump ramp				250	μs	C_{CPx} = 220 nF, C_{VCCLS} =1 μ F, I_{LOAD} <50 μ A, PVCC = 12 V. PVDD \geq 10 V. Depends on capacitance values and features like charge pump pre-charge	
up time ¹⁾	t _{CP_START}			1	ms	C_{CPx} = 220 nF, C_{VCCLS} =1 μ F, I_{LOAD} <50 μ A, PVCC = 12 V. PVDD < 10 V. Depends on capacitance values and features like charge pump pre-charge	
Gate driver PWM frequency ¹⁾	f _{PWM_GD}			200	kHz		
Input pin pulse width	t _{INX_PW}	80			ns	Applies to INHx and INLx pins. Pre- charge current disabled, current setting to 1.5A	
Dead-time ¹⁾	t _{DT_RISE} , t _{DT_FALL}	120			ns	This is the minimum dead time value possible. If input signals have dead time lower than this, this value applies otherwise input PWM signal dead time is used. Value is programmable via SPI.	
Gate to Source passive weak pull- down resistor	R _{GS_PD_WEAK}	70	100	130	kΩ	Always active	
Gate to Source active strong pull-down resistor	R _{GS_PD_STRONG}	0.25	1	2	kΩ	Pull-down resistor enabled when EN_DRV or PVDD are off and V _{Gxy} − V _{Sxy} ≥ 2 V. Both high side and low side drivers	
Propagation delay INHx to GHx	t _{PROP_HS}	80		250	ns	Dead time not considered. From 50% input to 50% output	
Propagation delay INLx to GLx	t _{PROP_LS}	80		250	ns	Dead time not considered. From 50% input to 50% output	
Propagation delay matching high-low side ¹⁾	t _{PROP_MATCH_HL}	0	25		ns		
Channel-to-channel propagation delay matching ¹⁾	t _{PROP_MATCH_CH}	0		10	ns		
Channel-to-channel dead time matching ¹⁾	t _{DT_MATCH_CH}	0		10	ns		
Gate to source comparator threshold	V _{GS_CPM_TH}		250		mV	Threshold voltage referred to: For pull down GHx - SHx (resp. GLx-SLx for low side driver). For pull up VCCHS - GHx (resp. VCCLS - GLx for low side driver)	





		Values				
Parameter	Symbol	Min	Тур	Max	Unit	Condition
Gate to source comparator deglitch time ¹⁾	tvgs_cmp_deglit		500		ns	
		Synch	ronous	Buck Con	verter	
			6.5			PVCC_SETPT=b'11, PVDD ≥ 8 V, I _{VDDB} = 0 A
Buck converter output target voltage	VDDB _{NOM}		7.0		V	PVCC_SETPT=b'10, PVDD \geq 8.5 V, I _{VDDB} = 0 A
			8.0			PVCC_SETPT=b'0x, PVDD \geq 9.5 V, I _{VDDB} = 0 A
		4.6	6.5	6.65		PVCC_SETPT=b'11, 5.5 V ≤ PVDD < 8 V Buck with fixed duty cycle. VDDB dependent on I _{VDDB} . Min value defined at I _{VDDB} = 200mA condition
Buck regulator output voltage at low input voltage (PVDD)	VDDB _{NOM_LV}	4.6	7.0	7.15	V	PVCC_SETPT=b'10, 5.5 V ≤ PVDD < 8.5 V Buck with fixed duty cycle. VDDB depends on I _{VDDB} . Min value defined at I _{VDDB} = 200mA
		4.6	8.0	8.21		PVCC_SETPT=b'0x, 5.5 V ≤ PVDD < 9.5 V Buck with fixed duty cycle. VDDB depends on I _{VDDB} . Min value defined at I _{VDDB} = 200mA
Buck converter	$\Delta VDDB_{LOAD}$	-10		9	%	PVDD > VDDB _{NOM} + 2.5 V, I _{VDDB} transient from 60 mA to 540 mA (10% to 90% load transient), C_{VDDB} = 47 μ F, L = 22 μ H, f_{BUCK_SW} = 500 kHz
output voltage load regulation ¹⁾		-9.5		5	%	PVDD > VDDB _{NOM} + 2.5 V, I _{VDDB} transient from 60 mA to 540 mA (10% to 90% load transient), C_{VDDB} = 47 μ F, L = 10 μ H, f_{BUCK_SW} = 1000 kHz
Buck converter maximum average current	I _{VDDB_MAX}			600	mA	PVDD ≥ 9.5 V. VDDB supplies charge pumps, DVDD linear regulator and VDDB pin
				200	mA	PVDD at low input voltage range (VDDB _{NOM_LV}). VDDB supplies charge pumps, DVDD linear regulator and VDDB pin
Buck converter maximum duty cycle	DC _{BUCK_MAX}		95		%	





General Product Characteristics

B	Sumb al	Values				Constitution
Parameter	Symbol	Min	Тур	Max	Unit	Condition
Buck converter high side switch R _{DSON}	R _{DSON_BUCK_HS}	0.7	1.4	2.2	Ω	
Buck converter low side switch R _{DSON}	R _{DSON_BUCK_LS}	0.3	0.45	1.0	Ω	
Buck switching	£	450	500	590	- kHz	Configurable via OTP write. May vary during load steps. Valid for the recommended component values L _{BUCK} = 22µH and C _{BUCK} = 47µF. See Table 22
frequency ¹⁾	f _{BUCK_} sw	850	1000	1150	КП	Configurable via OTP write. May vary during load steps. Valid for the recommended component values L _{BUCK} = 10µH and C _{BUCK} = 47µF. See Table 22
Buck converter soft start timing ¹⁾	t _{VDDB_SFT_START}			1500	μs	Actual value depends on buck output filter
		Lir	near Reg	ulator D\	/DD	
Regulator target			3.3			Programmable via SPI or external pull down resistor on VSENSE pin: R<=3.3 kΩ→DVDD=3.3 V
output voltage	DVDD		5		V	Programmable via SPI or external pull down resistor on VSENSE pin: R>=10 kΩ→DVDD=5.0 V
Output voltage accuracy	DVDD _{ACC}	-2.5		2.5	%	
Load current	I _{DVDD}			300	mA	
Static line regulation	$\Delta DVDD_{LINE}$			10	mV	VDDB=6.5 V8 V, I _{DVDD} =300 mA
Static load regulation	$\Delta DVDD_{LOAD}$			40	mV	VDDB=DVDD+1.5 V, I _{DVDD} = 1 mA to 300 mA step
Analog programming pins period ¹⁾	t _{AN_T}		25		μs	Each VSENSE and/or CS_GAIN
DVDD turn on delay ¹⁾	t _{dvdd_ton_dly}	200		800	μs	Programmable via SPI. Delay between VDDB UVLO until DVDD ramp up start

18







Parameter	Symbol	Values			Unit	Condition
Parameter		Min	Тур	Max	Unit	Condition
DVDD soft start timing ¹⁾	t _{DVDD_SFT_} START	100		1600	μs	Configurable via SPI- Current limited by I_{DVDD_LLIM} . If due to larger C_{DVDD} values, programmed timing is not achievable, start-up time is defined by $t_{DVDD_SFT_START} = \frac{c_{DVDD}*DVDD}{I_{DVDD_LLIM}}$
	1	Cu	rrent Ser	se Ampl	ifier	
Closed loop gain	G _{cs}	4		64	V/V	Configured either via external resistor or SPI
Gain error ¹⁾	G _{CS_ERROR}	-1		1	%	Measured at SLx-CSNx=0.025 V
Offset input referred ¹⁾	V _{cs_os}	-600	200	600	μV	Gain=32, inputs shorted
Offset temperature drift ¹⁾	ΔV _{cs_os} / ΔT		5		μV/ °C	
Current sense blanking time ¹⁾	t _{CS_BLANK}	0		8	μs	Programmable via SPI
Amplifier output			600			Time from input signal step to 1% of final output voltage. Input voltage step of 0.2 V. Gain 4 to 24
settling time ¹⁾	t _{CSO_SETTLING}		1000		ns	Settling time from input signal step to 1% of final output voltage. Input voltage step of 0.2 V. Gain 32 to 64
Unity gain bandwidth¹¹	GBW	5	8		MHz	
Common mode rejection ratio ¹⁾	CMRR	60	80		dB	Gain=8, f _{sw} from 0 Hz to 80 kHz
Power supply	PSRR	60			dB	Gain=8, f<1 MHz
rejection ratio ¹⁾		40			u D	Gain=8, f<10 MHz
Input bias current	I _{CSN}			50	μΑ	Current drawn into pin
Common mode input range ¹⁾	V _{CS_COM}	-0.3		0.3	V	
Differential mode input range	V _{CS_DIFF}	-0.3		0.3	V	
Current sense output voltage range	V _{cso}	0.3		DVDD- 0.3	V	





Parameter	Cumbal		Values		Unit	Condition	
Parameter	Symbol	Min	Тур	Max	Unit	Condition	
Output voltage slew rate ¹⁾	SR _{cso}	-10		10	V/µs	Gain=8, R_L =470 Ω , C_L =330 pF. V_{SLx} = +/- 250 mV	
Propagation delay			130			CSAMP in shunt mode	
from gate driver (Gxy) transition to CSOx activation ¹⁾	t _{CSAMP_PROP}		400		ns	CSAMP in R _{DSON} mode	
Output target voltage reference (offset)- VREF	V _{CS_REF}	1/4* DVDD		1/2* DVDD	V	Depending on DVDD selected value: DVDD=3.3 V / DVDD=5 V	
Output voltage reference (offset) – VREF- accuracy¹)	V _{CS_REF_ACC}	-2		2	%	CSAMP internal offset voltage error. DVDD error excluded	
Output short circuit limit	I _{cs_sc}		20		mA	Pin CSOx shorted to ground	
Auto-Zero active	+		1.7			Normal mode	
time ¹⁾	t _{AUTO_ZERO}		2		μs	Rdson sensing mode	
Auto-Zero cycle	t _{AUTO_ZERO}			100		If GHx is switching	
time ¹⁾	_CYCLE			200	μs	If GHx is not switching	
CS_GAIN/AZ external Auto-Zero signal frequency¹)	f _{AZ_CP_CLK_OFF}	5		100	kHz		
CS_GAIN/AZ external Auto-Zero signal pulse width¹)	t _{AZ_EXT_PW}	0.1		3.5	μs		
Curi	rent Sense Am	plifier Ov	er-Curre	nt Protec	tion Co	omparator and DAC	
Current sense over- current comparator hysteresis	V _{CS_OC_HYST}			5	mV		
Over-current comparator input offset	V _{CS_OCP_OFFSE}	-12		12	mV	$V_{CS_OCP_THP} = 200 \text{mV}, V_{CS_OCP_THN} = -200 \text{mV}$	
Over-current deglitch time ¹⁾	$t_{\text{CS_OCP_DEGLIT}}$	0		8	μs	Programmable via SPI	
Current sense input referred OCP threshold positive target level	V _{CS_OCP_THP}	20		300	mV	Programmable via SPI	
Current Sense Input referred OCP	V _{CS_OCP_THN}	-300		-20	mV	Programmable via SPI	





		Values				Canadiai an	
Parameter	Symbol	Min	Тур	Мах	Unit	Condition	
threshold negative target level							
Over-current blanking time ¹⁾	t _{OCP_BLANK}	0		10	μs	Programmable via SPI	
		Analog to	Digital (Converte	r (ADC)		
ADC resolution	ADC _{RES}		7		bits		
ADC gain error	€ADC_GAIN_ERR	-1.05		1.05	%		
ADC offset error	E _{ADC_OFFS_ERR}	-2		2	LSB		
ADC conversion time	t _{CONV}		1.28		μs		
	Digit	al Inputs	(INHx, IN	Lx, SCLK	(, nSCS))	
Input logic low voltage	V			0.8	V	DVDD = 3.3V. Applies also to nBRAKE function in VSENSE/nBRAKE pin.	
	V _{INPUT_IL}			1.8	V	DVDD = 5V. Applies also to nBRAKE function in VSENSE/nBRAKE pin.	
Input logic high	V _{INPUT_IH}	1.8			V	DVDD = 3.3V. Applies also to nBRAKE function in VSENSE/nBRAKE pin	
voltage		3.0				DVDD = 5V. Applies also to nBRAKE function in VSENSE/nBRAKE pin	
Internal pull-down resistor to GND	R _{PD_DIG}		200		kΩ	Applies to INHx, INLx and SCLK pins	
Internal pull-up resistor to DVDD	R _{PU_nSCS}		200		kΩ		
		Digit	al Inputs	(CE, EN_	DRV)		
Internal pull-down resistor to GND CE	R _{PD_CE}	350	625	850	kΩ	V _{CE} > 2V	
Internal pull-down resistor to GND EN_DRV	R _{PD_EN_DRV}		500		kΩ		
CE threshold voltage rising	V _{CE_TH_R}	2.7			V	T _A = -40 to 125C	
CE threshold voltage falling	V _{CE_TH_F}			0.6	V	T _A = -40 to 125C	
CE pin sink current	I _{CE_SNK}			10	μΑ	Current flowing into CE pin	
EN_DRV threshold voltage	$V_{\text{EN_DRV_TH}}$		0.5* DVDD		V		







	6		Values		<u> </u>	G
Parameter	Symbol	Min	Тур	Max	Unit	Condition
EN_DRV watchdog function threshold voltage high	V _{EN_DRV_WD_TH}		0.8* DVDD		V	
EN_DRV watchdog signal threshold voltage low	V _{EN_DRV_WD_TH}		0.2*D VDD		V	
EN_DRV threshold voltage hysteresis	V _{EN_DRV_TH_HY}		4		%	Applies to V _{EN_DRV_TH} , V _{EN_DRV_WD_THH} and V _{EN_DRV_WD_THL} thresholds
	•	Dig	gital Outp	out - nFA	ULT	
Output logic low voltage	V _{OL}			0.6	V	Io=5mA
nFAULT internal pull- up resistor to DVDD	R _{PU_nFAULT}		200		kΩ	Pull up resistor for nFAULT
		D	igital Ou	tput - SD	0	
Output logic low				0.7	.,	DVDD = 3.3V, Io=5mA
voltage	V _{OL}			0.9	V	DVDD = 5V, Io=5mA
Output logic high	V	2.4			V	DVDD = 3.3V, Io=5mA
voltage	V _{он}	4.1			V	DVDD = 5V, Io=5mA
SDO internal pull- down resistor to DGND	R_{PD_SDO}		200		kΩ	When nSCS is high
		0	TP Progr	amming		
OTP programming supply voltage ¹⁾	PVDD _{OTP_PR}	13			V	Below this value an OTP blocking will occur
OTP programming temperature ¹⁾	T _{OTP_PROG}			150	°C	Above this value an OTP blocking will occur
			Watch	idog		
Watchdog timer period for buck converter input	t _{wd_виск_т}		1.5		ms	Applies to buck converter input selection only. Not configurable value
Watchdog EN_DRV frequency ¹⁾	twd_en_drv_fre	450	500	550	Hz	
		Overload	l Protect	ions Gate	Driver	
PVDD UVLO threshold rising	V _{PVDD_UVLO_R}	4.95	5.1	5.25	V	
PVDD UVLO threshold falling	V _{PVDD_UVLO_F}	4.85	5.0	5.15	V	
VCCHS UVLO threshold rising	V _{HS_UVLO_R}	5.6	5.8	6.0	V	





. .			Values			2 11.1	
Parameter	Symbol	Min	Тур	Max	Unit	Condition	
VCCHS UVLO threshold falling	V _{HS_UVLO_F}	4.3	4.5	4.7	V		
VCCLS UVLO threshold rising	V _{LS_UVLO_R}	6.1	6.4	6.7	V		
VCCLS UVLO threshold falling	V _{LS_UVLO_F}	4.3	4.5	4.7	V		
	Over	load Prot	ections I	Power Su	pply Sy	rstem	
VDDB UVLO rising threshold	V _{VDDB_UVLO_R}	4.2	4.3	4.4	V		
VDDB UVLO falling threshold	V _{VDDB_UVLO_F}	4.1	4.2	4.3	V		
VDDB OVLO rising threshold	$V_{VDDB_OVLO_R}$	105	108	111	%	Percentage of target output value	
VDDB OVLO falling threshold	V _{VDDB_OVLO_F}	101	105	107	%	Percentage of target output value	
Buck OCP (inductor			1.0		A	f _{BUCK_SW} =500kHz	
current) threshold	BUCK_OCP_TH		1.3		A	f _{BUCK_SW} =1MHz	
Buck OCP hysteresis	I _{BUCK_OCP_HYS}		50		mA		
DVDD UVLO rising threshold	$V_{\text{DVDD_UVLO_R}}$		85		%	Percentage of target output value	
DVDD UVLO falling threshold	$V_{\text{DVDD_UVLO_F}}$		75		%	Percentage of target output value	
DVDD OVLO rising threshold	$V_{\text{DVDD_OVLO_R}}$		110		%	Percentage of target output value	
DVDD OVLO falling threshold	$V_{\text{DVDD_OVLO_F}}$		105		%		
DVDD target output current limit	I _{DVDD_I_LIM}	50		450	mA	Configurable via SPI	
DVDD target output current limit		-30		10	%	T_J =-40 °C to 125 °C, limit setting to 50mA	
accuracy	I _{DVDD_I_ACC}	-18		10	%	T_J =-40 °C to 125 °C, for other limit settings	
		Over-T	emperat	ure Prote	ection		
Over-temperature shut-down threshold	OTS _{TH}		150		°C		
OTS Hysteresis	OTS _{HYS}		10		°C		
Over-temperature warning threshold	OTW _{TH}		125		°C	Measured via internal ADC	
Over-temperature warning hysteresis	OTW _{HYS}		10		°C		





B	Complete I		Values			Constitution	
Parameter	Symbol	Min	Тур	Max	Unit	Condition	
		Loc	ked Roto	r Protec	tion		
Locked rotor detect time ¹⁾	t _{LOCK}	1		8	s	Programmable via SPI	
	•	SPI T	iming R	equireme	ents ¹⁾		
Clock period	t _{CLK}	77			ns		
Clock high time	t _{CLKH}	20			ns		
Clock low time	t _{CLKL}	20			ns		
SDI input data setup time	t _{SET_SDI}	10			ns		
SDI input data hold time	t _{HD_SDI}	10			ns		
SDO output data delay time	t _{DLY_SDO}	0		20	ns	SCLK high to SDO valid	
SDO rise and fall time	t _{RF_SDO}			10	ns		
nSCS enable time	t _{EN_nSCS}			50	ns	nSCS low to SDO transition	
nSCS disable time,	t _{DIS_nSCS}			50	ns	nSCS high to SDO high impedance	
nSCS hold time	t _{HD_nSCS}	50			ns	Falling SCLK to rising nSCS	
nSCS setup time	t _{SET_nSCS}	50			ns	Falling nSCS to rising SCLK	
nSCS sequential delay time	t _{SEQ_nSCS}	450			ns	Rising nSCS to falling nSCS	

^{1.} Not subject to production test




Figure 3 SPI timing diagram during active mode



2.6 Electrical Characteristic Graphs

Following graphs provide information on the behavior of the device at different conditions. This data is not subject to production test. $T_A = 25$ °C, unless otherwise specified. All voltages are referred to ground (PGND for buck converter, charge pumps and gate driver related parameters and DGND for the rest).




Figure 4 Current consumption on PVDD pin vs PVDD voltage during STOP state -both CE and EN_DRV are below active thresholds




Figure 5 Current consumption on PVDD vs PVDD voltage during STANDBY state - CE is above active threshold and EN_DRV is below




Figure 6 Current consumption on PVDD vs PVDD voltage during ACTIVE state in a typical configuration -both CE and EN_DRV are both above active thresholds




Figure 7 VCCLS average voltage vs VCCLS load for different PVCC configurations at PVDD 18V-Typical configuration with $C_{CP1(2)} = 220$ nF and $C_{VCCLS} = 1$ uF. VCCHS load 20mA




Figure 8 VCCLS average voltage vs VCCLS load for different PVCC configurations at PVDD 10V-Typical configuration with $C_{CP1(2)} = 220nF$ and $C_{VCCLS} = 1uF$. VCCHS load 20mA




Figure 9 VCCLS average voltage vs VCCLS load for different PVCC configurations at PVDD 5.5V. Typical configuration with $C_{CP1(2)} = 220$ nF and $C_{VCCLS} = 1$ uF. VCCHS load 20mA




Figure 10 High side gate driver supply (VCCHS-PVDD) average voltage vs VCCHS load for different PVCC configurations at PVDD 18V. Typical configuration with $C_{CP1(2)} = 220$ nF and $C_{VCCHS} = 1$ uF. VCCLS load 20mA




Figure 11 High side gate driver supply (VCCHS-PVDD) average voltage vs VCCHS load for different PVCC configurations at PVDD 10V. Typical configuration with C_{CP1(2)} = 220nF and C_{VCCHS} = 1uF. VCCLS load 20mA




Figure 12 High side gate driver supply (VCCHS-PVDD) average voltage vs VCCHS load for different PVCC configurations at PVDD 5.5V. Typical configuration with $C_{CP1(2)} = 220$ nF and $C_{VCCHS} = 1$ uF. VCCLS load 20mA




Figure 13 DVDD 3.3V output voltage vs DVDD load at different temperatures




Figure 14 DVDD 5.0V output voltage vs DVDD load at different temperatures




Figure 15 Buck converter average output voltage (VDDB) vs PVDD voltage. Typical configuration, with VDDB load 200mA and DVDD load of 50mA, buck converter switching frequency 500kHz, PVDD 18V






Figure 16 Buck converter average output voltage (VDDB) vs VDDB load (IVDDB) for different PVCC and buck switching frequency operations. Typical configuration with PVDD 18V.



3.1 Functional Block Diagram

Figure 17 shows a simplified block diagram including main building blocks. In following sections, each of this building blocks and main device features will be introduced in greater detail.




Figure 17 Functional block diagram



3.2 PWM Modes

MOTIX[™] 6EDL7141 offers four different PWM modes and a sub-variant to address different MCU needs. The first mode is 6PWM and drives the gate driver in a classic way by using 6 PWM signals from the MCU. 6EDL7141 implements additionally three other modes, where it applies intelligence to simplify the PWM generation on the microcontroller side. That together with integrated protection features results in a highly robust and faster development for drives applications. An intelligent dead time unit will ensure no shoot through happens at any condition. A highly configurable braking mode provides safe reaction to motor or system events.

6EDL7141 supports following PWM modes that can be selected via bitfield PWM_MODE:

- 1. 6PWM
- 2. 3PWM
- 3. 1PWM and commutation pattern
- 4. 1PWM with Hall sensor commutation
- 5. 1PWM mode with Hall sensor commutation and alternating recirculation

Following subsections provide further details on each of the PWM modes and sub-modes.

Note:

It is possible to use only one or two phases instead of the 3 phases, like for instance in a full bridge configuration. In such case, it is recommended to keep INHx and INLx signals of the unused phases shorted to DGND and the GHx, GLx, SHx and SLx signals open.

3.2.1 PWM with 6 Independent Inputs – 6PWM

When the PWM_MODE register is set to b'0 then 6EDL7141 is configured for 6 independent PWM inputs. In this mode the system microcontroller (MCU) provides 3 pairs of complementary PWM signals with dead time between high side and low side PWM. A minimum dead time will be observed by 6EDL7141, for safety reasons, in order to avoid strong shoot through condition.

VSENSE/ nBRAKE pin can be used for braking the motor in a controlled manner. See 3.2.6 for more information on braking modes.

Table 8 shows the truth table for 6PWM mode while Figure 18 shows a system diagram for this mode.

Table 8 Truth table for 6PWM mode.

INHx	INLx	VSENSE/nBRAKE	GHx	GLx	SHx
1	1	1	LOW	LOW	High-Z
1	0	1	HIGH	LOW	HIGH
0	1	1	LOW	HIGH	LOW
0	0	1	LOW	LOW	High-Z
X	Х	0	Brake cfg.	Brake cfg.	Brake cfg.

Note: X means any level

Note: Brake function can be configured to switch on all low side MOSFETs, all high side MOSFETs,

alternate between these two options or set all outputs to high Z






Figure 18 6PWM mode scheme

3.2.2 PWM with 3 Independent Inputs – 3PWM

MOTIX[™] 6EDL7141 can be configured to 3PWM mode by setting PWM_MODE bitfield to value b'001. In such case, only 1 PWM signal (high side) per phase is necessary. 6EDL7141 will automatically generate the low side signals according to Table 9 and will insert a configurable dead time. Dead time is independently programmable for high to low (fall of phase node voltage) and low to high (rise of phase voltage) transitions through bitfields DT_RISE and DT_FALL.

INLx signals are ignored in this mode.

VSENSE/nBRAKE pin can be used for braking the motor. See 3.2.6 for more information on braking modes.

Figure 19 depicts a system diagram for this PWM mode.

Table 9 Truth table for 3PWM mode.

INHx	INLx	VSENSE/nBRAKE	GHx	GLx	SHx
1	0	1	HIGH	LOW	HIGH
0	0	1	LOW	HIGH	LOW
X	1	1	LOW	LOW	High-Z
X	Х	0	Brake cfg.	Brake cfg.	Brake cfg.

Note: X means any level

Note: Brake function can be configured to switch on all low side MOSFETs, all high side MOSFETs,

alternate between these two options or set all outputs to high Z






Figure 19 3PWM mode scheme

3.2.3 PWM with 1 Input and Commutation Pattern – 1PWM

When the PWM_MODE register is set to b'010 then 6EDL7141 is configured to 1PWM mode. In this case, the duty cycle and frequency of signal INHA is used to determine the duty cycle (or amplitude) and the frequency of the PWM outputs generated by 6EDL7141. The rest of inputs are captured to decide the commutation pattern or state of the outputs. INHC signal can be used to implement 12 step block or trapezoidal commutation or trapezoidal. Dead time is automatically inserted according to programmed values in bitfields DT_RISE and DT_FALL.

Figure 20 shows a schematic diagram of 1PWM mode




Figure 20 1PWM mode scheme

Datasheet

Product Features



Additionally, the user has the option to select between two main commutation schemes programmable via register bitfield PWM_FREEW_CFG:

- **Diode freewheeling** bitfield PWM_FREEW_CFG =b'1: in this case, the freewheeling current will flow through the low side MOSFET body diodes. The truth table for this mode is shown in Table 10.
- Active freewheeling bitfield PWM_FREEW_CFG =b'0: in this case the low side MOSFETs will be switched synchronously to reduce conduction losses on the body diode conduction. The truth table for this mode is shown in Table 11.Note:

12 Step Trapezoidal or Block Commutation

Input INHC can be optionally used to create a 12 step trapezoidal commutation. This method energizes up to two phases at the same time in contrast to 6 step, where only one is active at any time. In 12 step trapezoidal commutation, torque ripple is improved and the angle created between stator and rotor flux vectors can be controlled within 30degree accuracy instead of 60degree in 6 step trapezoidal commutation. This method improves motor efficiency and torque ripple, however requires additional position information. This information can be processed by a microcontroller to produce signals INHA, INLA, INHB, INLB and INHC according to Table 10 or Table 11. As can be seen, from a system perspective, the INHC signal must toggle at every 30degree rotation (electrical).

In case the INHC signal is not toggled, the device will apply the commutation as shown in to Table 10 or Table 11. As an example, if INHC is left low, a classic 6 step trapezoidal commutation pattern will be produced. In case INHC is pulled high, the pattern will show a 30 degree advanced with respect to a standard 6 step trapezoidal commutation. The user can use this variants or toggle the INHC pin every 30 degree of rotation to create a 12 step commutation pattern.

VSENSE/ nBRAKE pin can be used for braking the motor. See 3.2.6 for more information on braking modes.

Here is a summary of inputs and output functionalities:

- INHA PWM input, defines PWM output duty cycle and frequency
- INLA, INHB, INLB Provide timing for modulation pattern changes
- INHC Signalizes 12 step states. Must toggle every electrical 30degree
- INLC This input is ignored in this mode. Recommended pull down.
- VSENSE/ nBRAKE signal When active, 6EDL7141 will force the motor to brake.
- GHA, GLB, GHB, GLB, GHC, GLC Complementary PWM Output signals

Table 10 shows the possible states for this PWM mode using diode freewheeling while Table 11 does it for active freewheeling.

Table 10 Truth table for 1PWM mode with diode freewheeling.

					INPTUS	5				OUTPUTS			
State	INLA, INHB, INLB,	INHC	VSENSE/ nBRAKE	GHA	GLA	GHB	GLB	GHC	GLC	SHA	SHB	SHC	
AB	011	0	1	PWM	LOW	LOW	HIGH	LOW	LOW	HIGH	LOW	-	
AB_CB	010	1	1	PWM	LOW	LOW	HIGH	PWM	LOW	HIGH	LOW	HIGH	
СВ	010	0	1	LOW	LOW	LOW	HIGH	PWM	LOW	-	LOW	HIGH	
CB_CA	110	1	1	LOW	HIGH	LOW	HIGH	PWM	LOW	LOW	LOW	HIGH	
CA	110	0	1	LOW	HIGH	LOW	LOW	PWM	LOW	LOW	-	HIGH	
CA_BA	100	1	1	LOW	HIGH	PWM	LOW	PWM	LOW	LOW	HIGH	HIGH	





					INPTUS						OUTPUTS			
State	INLA, INHB, INLB,	INHC	VSENSE/ nBRAKE	GHA	GLA	GHB	GLB	GHC	GLC	SHA	SHB	SHC		
ВА	100	0	1	LOW	HIGH	PWM	LOW	LOW	LOW	LOW	HIGH	-		
BA_BC	101	1	1	LOW	HIGH	PWM	LOW	LOW	HIGH	LOW	HIGH	LOW		
ВС	101	0	1	LOW	LOW	PWM	LOW	LOW	HIGH	-	HIGH	LOW		
BC_AC	001	1	1	PWM	LOW	PWM	LOW	LOW	HIGH	HIGH	HIGH	LOW		
AC	001	0	1	PWM	LOW	LOW	LOW	LOW	HIGH	HIGH	-	LOW		
AC_AB	011	1	1	PWM	LOW	LOW	HIGH	LOW	HIGH	HIGH	LOW	LOW		
Align	111	Χ	1	PWM	LOW	LOW	HIGH	LOW	HIGH	HIGH	LOW	LOW		
Stop	000	Χ	1	LOW	LOW	LOW	LOW	LOW	LOW	-	-	-		
Brake	XXX	Х	0	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.		

Note: X means any level

Note: SHx when HIGH means that SHx pin is switching between GND and the DC bus voltage or battery

voltage according to PWM signals. '-' represents floating state, meaning both high side and low side

MOSFETs are OFF

Note: Brake function can be configured to switch on all low side MOSFETs, all high side MOSFETs,

alternate between these two options or set all outputs to high Z

Table 11 Truth table for 1PWM mode with active freewheeling.

					INPTU:	S			OUTPUTS			
State	INLA, INHB, INLB,	INHC	VSENS E/nBRA KE	GHA	GLA	GHB	GLB	GHC	GLC	SHA	SHB	SHC
AB	011	0	1	PWM	!PWM	LOW	HIGH	LOW	LOW	HIGH	LOW	-
AB_CB	010	1	1	PWM	!PWM	LOW	HIGH	PWM	!PWM	HIGH	LOW	HIGH
СВ	010	0	1	LOW	LOW	LOW	HIGH	PWM	!PWM	-	LOW	HIGH
CB_CA	110	1	1	LOW	HIGH	LOW	HIGH	PWM	!PWM	LOW	LOW	HIGH
CA	110	0	1	LOW	HIGH	LOW	LOW	PWM	!PWM	LOW	-	HIGH
CA_BA	100	1	1	LOW	HIGH	PWM	!PWM	PWM	!PWM	LOW	HIGH	HIGH
BA	100	0	1	LOW	HIGH	PWM	!PWM	LOW	LOW	LOW	HIGH	-
BA_BC	101	1	1	LOW	HIGH	PWM	!PWM	LOW	HIGH	LOW	HIGH	LOW
ВС	101	0	1	LOW	LOW	PWM	!PWM	LOW	HIGH	-	HIGH	LOW
BC_AC	001	1	1	PWM	!PWM	PWM	!PWM	LOW	HIGH	HIGH	HIGH	LOW
AC	001	0	1	PWM	!PWM	LOW	LOW	LOW	HIGH	HIGH	-	LOW
AC_AB	011	1	1	PWM	!PWM	LOW	HIGH	LOW	HIGH	HIGH	LOW	LOW
Align	111	Χ	1	PWM	!PWM	LOW	HIGH	LOW	HIGH	HIGH	LOW	LOW
Stop	000	Χ	1	LOW	LOW	LOW	LOW	LOW	LOW	-	-	-
Brake	XXX	Х	0	Brake cfg.	Brake cfg	Brake cfg	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.

38

Note: X means any level



Note: SHx when HIGH means that SHx pin is switching between GND and the DC bus voltage or battery

voltage. '-' is floating state, meaning both high side and low side MOSFETs are OFF

Note: Brake function can be configured to switch on all low side MOSFETs, all high side MOSFETs,

alternate between these two options or set all outputs to high Z

3.2.4 PWM with 1 Input and Commutation with Hall Sensor Inputs – 1PWM with Hall Sensors

MOTIX[™] 6EDL7141 integrates three Hall sensor comparators (section 3.6.8) to detect pattern of movement in the motor. This can be used for rotor locked detection but can also be utilized to drive the PWM commutation pattern automatically allowing simplified PWM pattern in the MCU. This will enable cost sensitive applications in which a low end controller or some type of simple circuit is used to create basically a clock signal for INHA input.

To enable this PWM_MODE bitfield needs to be configured to value b'011. The truth table presented in Table 12 dictates the commutation pattern. In this mode, 6EDL7141 together with Hall sensor inputs decides the switching pattern of the PWM output signals. The duty cycle and frequency of the output signals is determined by INHA duty cycle and frequency.

Dead time is inserted automatically according to programmed values in DT_RISE and DT_HALL.

In a similar way as section 3.2.3, the user has the option to select between two main commutation schemes programmable via bitfield PWM_FREEW_CFG in PWM_CFG register: diode and active freewheeling. No truth table is shown for diode mode. This can be constructed by substituting "!PWM" cells in Table 12 by "LOW".

Similarly to other PWM modes, VSENSE/nBRAKE pin can be used for braking the motor. See 3.2.6 for more information on braking modes.




Figure 21 1PWM mode with hall sensors. Self-controlled pattern switching



Table 12 Truth table for 1 PWM mode with active freewheeling.

	INPUTS	5	OUTPUTS									
INLx [A,B,C]	INHC-Dir	VSENSE/ nBRAKE	GHA	GLA	GHB	GLB	GHC	GLC	SHA	SHB	SHC	
101	1	1	PWM	!PWM	LOW	LOW	LOW	HIGH	HIGH	-	LOW	
100	1	1	LOW	LOW	PWM	!PWM	LOW	HIGH	-	HIGH	LOW	
110	1	1	LOW	HIGH	PWM	!PWM	LOW	LOW	LOW	HIGH	-	
010	1	1	LOW	HIGH	LOW	LOW	PWM	!PWM	LOW	-	HIGH	
011	1	1	LOW	LOW	LOW	HIGH	PWM	!PWM	-	LOW	HIGH	
001	1	1	PWM	!PWM	LOW	HIGH	LOW	LOW	HIGH	LOW	-	
101	0	1	LOW	HIGH	LOW	LOW	PWM	!PWM	LOW	-	HIGH	
100	0	1	LOW	LOW	LOW	HIGH	PWM	!PWM	-	LOW	HIGH	
110	0	1	PWM	!PWM	LOW	HIGH	LOW	LOW	HIGH	LOW	-	
010	0	1	PWM	!PWM	LOW	LOW	LOW	HIGH	HIGH	-	LOW	
011	0	1	LOW	LOW	PWM	!PWM	LOW	HIGH	-	HIGH	LOW	
001	0	1	LOW	HIGH	PWM	!PWM	LOW	LOW	LOW	HIGH	-	
XXX	Х	0	Brake cfg.									
111	Х	1	LOW	LOW	LOW	LOW	LOW	LOW	-	-	-	
000	Х	1	LOW	LOW	LOW	LOW	LOW	LOW	-	-	-	

Note: X means any level. XXX means any other combination on inputs not shown

Note: Grey cells represent forbidden states and should be avoided

Note: SHx when HIGH means that SHx pin is switching between GND and the DC bus voltage or battery

voltage. '-' represents floating state, meaning both high side and low side MOSFETs are OFF

Note: For diode freewheeling mode, substitute "!PWM" cells by "LOW"

Note: Brake function can be configured to switch on all low side MOSFETs, all high side MOSFETs,

alternate between these two options or set all outputs to high Z

These are the signals functionality for this mode:

Datasheet

- INHA PWM input, defines duty cycle and frequency of PWM output signals
- INLA, INLB, INLC Hall Sensor Inputs (HA, HB, HC) will define the PWM output pattern depending on motor position.

40

- VSENSE/ nBRAKE signal when active, 6EDL7141 will force a brake event.
- INHC Direction control. Provided by a microcontroller, will define direction of motor rotation.
- GHA, GLA, GHB, GLB, GHC, GLC PWM output signals, high side and low sides.

A schematic representation of the commutation states is presented in Figure 22.






Figure 22 6 states switching overview. Diode freewheeling mode is represented here for simplification. Single direction considered.

3.2.5 PWM with 1 Input and Commutation with Hall Sensor Inputs and Alternating Recirculation – 1PWM with Hall Sensors and Alternating Recirculation

Thermal management in power tools systems is a key factor for achieving higher power densities. A more advance thermal management might allow smaller heat sink components or smaller PCB area. This PWM mode focuses on distributing the MOSFET stress more evenly between all MOSFETs in the inverter. This concept alternates the recirculation of the freewheeling current between high side and low side MOSFETs. This is achieved by extending the truth table shown in Table 12 into Table 13.

On the first rotation (electrical), the inverter will recirculate the current through the high side MOSFETS (PWM modulated MOSFET) and the low side MOSFET will be always ON. In the second electrical rotation, the low side MOSFETs will recirculate the freewheeling current (PWM modulated MOSFET), and therefore, the high side is the one fully ON. This cycle repeats in further rotations. A graphical representation for the switching states is presented in Figure 23. In this figure, states A to F represent high side modulation while states G to L represent the low side modulation. The state machine will return to state A after state L, starting over again the cycle.

PWM_FREEW_CFG configures this mode as well either as diode or active freewheeling. No truth table is shown for diode mode. This can be constructed by substituting "!PWM" cells with LOW in Table 13.



Table 13 Truth table for 1 PWM mode with active freewheeling and alternating recirculation

INPUTS			OUTPUTS									
INLx [A,B,C]	VSENSE/ nBRAKE	Fully ON	GHA	GLA	GHB	GLB	GHC	GLC	SHA	SHB	SHC	
INHC (Di	r)=1											
101	1	Low side	PWM	!PWM	LOW	LOW	LOW	HIGH	HIGH	-	LOW	
100	1	Low side	LOW	LOW	PWM	!PWM	LOW	HIGH	-	HIGH	LOW	
110	1	Low side	LOW	HIGH	PWM	!PWM	LOW	LOW	LOW	HIGH	-	
010	1	Low side	LOW	HIGH	LOW	LOW	PWM	!PWM	LOW	-	HIGH	
011	1	Low side	LOW	LOW	LOW	HIGH	PWM	!PWM	-	LOW	HIGH	
001	1	Low side	PWM	!PWM	LOW	HIGH	LOW	LOW	HIGH	LOW	-	
101	1	High side	HIGH	LOW	LOW	LOW	!PWM	PWM	HIGH	-	LOW	
100	1	High side	LOW	LOW	HIGH	LOW	!PWM	PWM	-	HIGH	LOW	
110	1	High side	!PWM	PWM	HIGH	LOW	LOW	LOW	LOW	HIGH	-	
010	1	High side	!PWM	PWM	LOW	LOW	HIGH	LOW	LOW	-	HIGH	
011	1	High side	LOW	LOW	!PWM	PWM	HIGH	LOW	-	LOW	HIGH	
001	1	High side	HIGH	LOW	!PWM	PWM	LOW	LOW	HIGH	LOW	-	
INHC (Di	r)=0											
101	1	Low side	LOW	HIGH	LOW	LOW	PWM	!PWM	LOW	-	HIGH	
100	1	Low side	LOW	LOW	LOW	HIGH	PWM	!PWM	-	LOW	HIGH	
110	1	Low side	PWM	!PWM	LOW	HIGH	LOW	LOW	HIGH	LOW	-	
010	1	Low side	PWM	!PWM	LOW	LOW	LOW	HIGH	HIGH	-	LOW	
011	1	Low side	LOW	LOW	PWM	!PWM	LOW	HIGH	-	HIGH	LOW	
001	1	Low side	LOW	HIGH	PWM	!PWM	LOW	LOW	LOW	HIGH	-	
101	1	High side	!PWM	PWM	LOW	LOW	HIGH	LOW	LOW	-	HIGH	
100	1	High side	LOW	LOW	!PWM	PWM	HIGH	LOW	-	LOW	HIGH	
110	1	High side	HIGH	LOW	!PWM	PWM	LOW	LOW	HIGH	LOW	-	
010	1	High side	HIGH	LOW	LOW	LOW	!PWM	PWM	HIGH	-	LOW	
011	1	High side	LOW	LOW	HIGH	LOW	!PWM	PWM	-	HIGH	LOW	
001	1	High side	!PWM	PWM	HIGH	LOW	LOW	LOW	LOW	HIGH	-	
XXX	0	Х	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	Brake cfg.	
111	1	1	LOW	LOW	LOW	LOW	LOW	LOW	-	-	-	
000	1	1	LOW	LOW	LOW	LOW	LOW	LOW	-	-	-	

Note: X means any level. Grey cells represent forbidden states and should be avoided

Note: SHx when HIGH means that SHx pin is switching between GND and the DC bus voltage or battery

voltage. '-' represents floating state, meaning both high side and low side MOSFETs are OFF

Note: For diode freewheeling mode, substitute "!PWM" cells by "LOW"

Note: Brake function can be configured to switch on all low side MOSFETs, all high side MOSFETs,

alternate between these two options or set all outputs to high Z






Figure 23 12 states switching overview for alternating recirculation. 6 new states are included (G to L) compared to other 1PWM modes. Diode clamping is represented here for simplification.

Single direction considered

3.2.6 PWM Braking Modes

In all PWM modes presented previously, the device can go into a controlled braking mode. This braking mode will drive PWM signals in a way that the motor goes to a safe state in a controlled manner. This is of critical importance for some power tools applications where a sudden or uncontrolled braking can destroy elements of the tool or become a hazard to the user safety. Following events can trigger the braking action in 6EDL7141:

Pull down of pin VSENSE/nBRAKE



- Overcurrent protection (OCP) fault on current sense amplifiers -programmable
- Watchdog timer fault-programmable

From them, pin VSENSE/nBRAKE is the only that can be actively used by, for example a microcontroller to start a braking event. All other 3 are the reaction to a fault-detection.

Pin VSENSE/ nBRAKE shall be high for normal operation of the motor. However, as soon as a low level is detected in it, the gate driver logic will activate high side MOSFETs or low side MOSFETs therefore braking the motor actively.

6EDL7141 braking circuitry can be configured as illustrated in Figure 24 in the following modes by programming bitfield BRAKE_CFG in register PWM_CFG:

- Low side MOSFET braking: upon a braking event, all low side MOSFET will be activated and all high side MOSFET switched off.
- High side MOSFET braking: upon a braking event, all high side MOSFET will be activated and all low side MOSFET switched off
- Alternate braking mode: upon every new braking event, the system alternates between high side MOSFET braking and low side MOSFET braking. With alternate braking, stress on MOSFETs is distributed equally, therefore improving system robustness.
- **Non-power braking**-high impedance (high Z) outputs: upon a braking event all switches are forced to high Z mode. Currents present in motor windings will recirculate through MOSFET body diodes or other available structures in the inverter. This mode is recommended if a MOSFET short occurs in the inverter.

The system microcontroller (MCU) can modify brake related bitfields during run time of the system to adapt to given conditions.




Figure 24 System overview for the different braking modes supported

Before the braking action starts, 6EDL7141 prepares the inverter as fast as possible for a safe braking. Depending on the inverter state at the moment of the braking request, the device will need to switch off some MOSFETs and insert dead times. For example, if the braking signal arrives when phase A is, high side switched-off and low side switched-on, and assuming a high side braking configuration, then 6EDL7141 will immediately switch off the low



side MOSFET, insert the configured dead time and finally switch on the high side MOSFET of phase A with the rest of high side MOSFETs.

3.2.7 Dead Time Insertion

The PWM unit in 6EDL7141 inserts automatically a dead time between complementary signals (GHx –GLx). DT_RISE bitfield defines the dead time period for rising transition (of phase node voltage) while DT_FALL defines independently the period for the falling transition. A minimum dead time (see Electrical Characteristics table for detailed values and conditions) will always be observed to avoid strong shoot through condition.

Figure 25 shows a detailed signal diagram of a 1PWM mode dead time insertion including the timing definitions. A propagation time (t_{PROP_LS}) elapses between the input signal and the actual gate driver output signals. These timing definitions are applicable to all other PWM modes.

Dead time and slew rate control features are designed in a safe way so that a change in slew rate will update in a synchronous manner to the PWM switching. This hinders any possible shoot through during the possible update of the slew rate during operation due to miss-alignment of timings.

Note:

The application software, must ensure that dead time is sufficient for the slew rate configuration and the MOSFETs selection. Current sense amplifier OCP can be used to detect excessive current in the system.




Figure 25 PWM insertion ideal timing diagram for 1PWM mode

Datasheet

Product Features



3.3 Integrated Three Phase Gate Driver

MOTIX[™] 6EDL7141 three phase integrated gate driver is a floating driver capable of driving with configurable slew rate and driving voltage, a 3 phase 2 level inverter with up to 1.5A of both sourcing and sinking peak currents.

Programmable charge pumps supply the gate drivers ensuring 100% duty cycle and configurable driving voltage for maximum optimization of the gate driver.

Numerous protections are included to ensure safe operation of the gate driver system under stress conditions including improved phase node (V_{SHx}) tolerance to negative voltage spikes (see Absolute Maximum Ratings table).

Configurations and settings are shared by all three half bridge drivers. This section describes the following features of the integrated three phase gate driver:

- Gate Driver Architecture
- Slew Rate Control
- Charge Pump Configurations
- Protections

3.3.1 Gate Driver Architecture

Three identical pairs of high side and low side drivers are integrated. High and low side drivers are designed with the same architecture. However, supply domains for both sections are developed differently. Precise charge pumps are utilized to supply both drivers, VCCLS to the low side gate drivers, and VCCHS to the high side gate drivers. An overview of the general architecture is shown in Figure 26.

The low side section of the gate driver is supplied by VCCLS. When the device is under normal operation, VCCLS is "PVCC" volts above ground. VCCLS voltage is generated by "LS Charge Pump" from VDDB voltage –integrated buck converter output voltage. An external "flying" capacitor C_{CP1} is required for the charge pump to work properly.

The high side section of the gate driver is supplied by VCCHS. A separated charge pump generates "PVCC" volts above PVDD for properly bias of the high side MOSFET drivers. Similarly to low side section, a "flying" capacitor C_{CP2} is necessary for proper operation of the charge pump. PVCC voltage is programmable via SPI registers and defines the gate driving voltage of the inverter power MOSFETs.

Additional decoupling capacitors C_{VCCLS} and C_{VCCLS} are required for VCCLS and VCCHS pins respectively. These and other required components recommended values are shown in Table 22.

The selection of those capacitors will have an impact in different parameters in the charge pump including the voltage ripple in VCCLS/HS, as well as the start-up time or the maximum load that the gate driver can sustain.






Figure 26 Gate driver architecture overview

3.3.2 Slew Rate Control

Control of MOSFET V_{DS} rise and fall times is one of the most important parameters for optimizing drive systems, affecting critical factors like:

- Switching losses,
- Dead time optimization,
- V_{DS} ringing with possible avalanche event in MOSFETs. Avalanche is a critical factor in MOSFETs that can lead to device destruction or reliability issues,
- EMI design and optimizations,
- Control of negative spike in SHx pins,
- Possible snubber design (MOSFET snubber or bridge bypass capacitors)

 $MOTIX^{TM}$ 6EDL7141 is capable of adjusting the slew rate of the MOSFET switching (V_{DS}). Slew rate control functionality controls independently the rise (low to high) and fall (high to low) slew rates of the drain-to-source voltage by adjusting the gate current applied to MOSFET gate.

Note: R_g resistors might be used, however, user must consider the voltage drop on the resistor when driving the MOSFET with the constant current provided by 6EDL7141.

Datasheet

Product Features



3.3.2.1 Slew Rate Control Parameters and Usage

User can configure the gate driver current and timings with following parameters via SPI accessible registers:

- IHS_SRC bitfield IHS_SRC: gate driver current value for switching **ON high side** MOSFETs
- IHS_SINK bitfield IHS_SINK: gate driver current value for switching **OFF high side** MOSFETs
- ILS_SRC bitfield ILS_SRC: gate driver current value for switching **ON low side** MOSFETs
- ILS_SINK bitfield ILS_SINK: gate driver current value for switching **OFF low side** MOSFETs
- I_{PRE_SRC} bitfield I_PRE_SRC: **pre-charge** gate driver current value for switching **ON both high and low side** MOSFETs. Needs to be enabled via bitfield I_PRE_EN, otherwise pre-charge will be set to max current.
- I_{PRE_SNK} bitfield I_PRE_SNK: **pre-discharge** gate driver current value for switching **OFF both high and low side** MOSFETs. Needs to be enabled via bitfield I_PRE_EN, otherwise pre-discharge will be set to max current.
- T_{DRIVE1} bitfield TDRIVE1: amount of time that I_{PRE_SRC} is applied. Shared configuration between high and low side drivers
- T_{DRIVE2} bitfield TDRIVE2: amount of time that I_{HS_SRC} and I_{LS_SRC} are applied. Shared configuration between high and low side drivers
- T_{DRIVE3} bitfield TDRIVE3: amount of time that I_{PRE_SNK and} is applied. Shared configuration between high and low side drivers
- T_{DRIVE4} bitfield TDRIVE4: amount of time that I_{HS_SINK and} I_{LS_SINK and} are applied. Shared configuration between high side and low side drivers

A possible configuration is graphically presented in Figure 27. This represents a 6PWM mode in which the microcontroller inserts a specific dead time between INHx and INLx signals. The driving scheme is applicable to other PWM modes. Propagation delays are not depicted for simplification of the diagram (see Figure 25 for details on propagation delay).

Once the gate is commanded to apply a change to the output, the gate driver will apply a constant current defined by the user programmable value I_{PRE_SRC} for a time defined by T_{DRIVE1} . After T_{DRIVE1} period, the MOSFET gate voltage should ideally have reached the threshold voltage ($V_{GS(th)}$). After T_{DRIVE1} , the gate driver applies next gate current configuration for a period defined by T_{DRIVE2} . The current applied in this period is decisive to determine both dI/dt and dV/dt of the MOSFETs as it will charge the Q_{sw} of the MOSFETs. User can alternatively decide to reduce this period to cover only Q_{gd} portion, therefore controlling dI/dt region with the T_{DRIVE1} period for independent control. To ensure proper fine tuning, 6EDL7141 offers separate configuration registers for the high side and low side (I_{HS_SRC} and I_{LS_SRC} respectively) for this second period.

Once T_{DRIVE2} period is elapsed, the gate driver applies full current (1.5 A) to ensure fastest turn on of the MOSFET. This will fully charge the MOSFET gate ($Q_{od} = Q_g - Q_{sw} - Q_{gs(th)}$) till the programmed PVCC value.

A similar process takes place in the discharge of the MOSFET

Attention: Consider that slew rate variation affects the actual dead time value. User must select dead time accordingly

VGS Comparators

MOTIXTM 6EDL7141 integrates gate to source comparators. These are used to detect when the V_{GS} signal is almost at the target value PVCC, i.e. $V_{GSX} \ge PVCC - V_{GS_CPM_TH}$ during charging phase and $V_{GSX} \le V_{GS_CPM_TH}$ during the discharge phase. When any of these happen, the comparator trips and sets the gate current to I_{HOLD} value. This is to reduce power consumption and help reducing the impact of the self-turn-on effect, for example when the high side MOSFET is turning on while the low side MOSFET is off. In this case, the hold current in the low side MOSFET will help tightening down the gate of that MOSFET to the source with I_{HOLD} strength. In Figure 27 I_{HOLD} is shown as dashed and depending on V_{GS} value will be applied sooner or later. In Figure 28 the thresholds for activating I_{HOLD} current are shown.

infineon

Product Features

The comparator integrates a deglitching stage that avoids noise to activate the comparator erroneously during noisy events. The deglitching time is defined by $t_{VGS\ CMP\ DEGLITCH}$.




Figure 27 Slew rate control timing for a complete switching cycle on a 6PWM mode-dead time inserted by MCU. Propagation delays (INxy→Gxy) not considered for simplification. Parameters on red refer to programmable values

Figure 28 shows a detail of the charging and discharging transitions for a high side MOSFET. Similar applies to a low side MOSFET. The different gate charge areas of the MOSFET are shown. Thanks to the flexible timing structure and the high T_{DRIVEX} resolution, user has full control of the gate current applied during critical charge areas like Q_{sw} which is the key parameter controlling the MOSFET V_{DS} slew rate. This at the same time can be done while maintaining fast charging of other areas like Q_{od} which typically is relatively large compared to Q_{sw} and therefore, as it does not affect neither dV/dt nor dI/dt, can be accelerated by increasing gate current.

Additionally, the pre-charge area $(Q_{g(th)})$, depending on the particular MOSFET, can benefit from a larger gate current than the one applied to the Q_{sw} region where maximum control is required. Thanks to the pre-charge current configuration, higher gate currents can be selected for $Q_{gs(th)}$ reducing importantly the pre-charge timing, which otherwise could have needed several hundreds of ns to reach to $V_{gs(th)}$.

The pre-charge current can be selected from 17 different values. 16 defined by $I_{PRE_SRC/SNK}$ and additionally 1.5A, which is the maximum peak current capability of the gate driver. In case of large MOSFETs, $Q_{gs(th)}$ during turn on

Datasheet

Product Features



or Q_{od} during turn off, might benefit from using the whole gate driver capability. In order to enable the full strength during the pre-charge area, register I_PRE _EN has to be set in register IDRIVE_PRE_CFG.

Note: When transitioning from one current setting to another, user can experience some transition period

until new current value is up and stable. During this period, the current might become lower than

programmed for a brief period before reaching the target value.

Note: When the gate to source voltage is getting close to the target voltage, either PVCC when charging or

PGND when discharging, the gate driver will not be able to fully maintain the target I_G current. This effect deviates from the ideal behavior shown before and can follow similar behavior to the dashed

lines in Figure 28. This is independent from the I_{HOLD} values described before.




Figure 28 Detail of MOSFET gate charge during the charging and discharging transitions

In cases where $Q_{g(th)}$ is too small to apply a larger current than the one used for slew rate control, user can set T_{DRIVE2} to value 0. This will result in the gate driver start driving the MOSFETs with T_{DRIVE1} and once the period is elapsed it will apply 1.5A ignoring T_{DRIVE2} configuration. This ensures optimal settings for both large and small MOSFETs and right fit for different technologies like OptiMOSTM or StrongIRFETTM. Similarly, T_{DRIVE2} , T_{DRIVE3} and/or T_{DRIVE4} can be set to 0 resulting in those configurations being skipped. Figure 29 shows an example of this behavior where $T_{DRIVE2} = 0$ while other T_{DRIVE3} settings are different than zero.

Note:

When driving with a single timing setting, it is recommended to use either T_{DRIVE1} or T_{DRIVE3} as driving period and make T_{DRIVE2} or T_{DRIVE4} equal to 0. The opposite is possible, however might result in selected timing (T_{DRIVE2} or T_{DRIVE4}) becoming slightly shorter than the programmed value due to internal propagation delays. User must decide which solution fits better to the application

infineon

Product Features




Figure 29 Detail of MOSFET gate charge during the charging and discharging transitions. TDRIVE2=0 example

3.3.3 Gate Driver Voltage Programmability

Different drives systems might benefit from different MOSFET technologies. An example is the common usage of logic level MOSFET vs standard or normal level MOSFETs, which show a higher threshold voltage ($V_{gs(th)}$). For the same gate to source voltage, a logic level MOSFET presents lower R_{DSON} value than a normal level MOSFET.

Increasing the driving voltage helps reducing the R_{DSON} of the MOSFET channel during conduction and as a result the conduction losses of the system. This is shown in Figure 30. However, increasing the driving voltage increases the rise switching times (rise and fall) leading eventually to higher switching losses. User must choose the right driving voltage depending on the system conditions.




Figure 30 Typical R_{DSON} vs V_{GS} characteristic in MOSFETs. Higher V_{GS} voltage reduces the R_{DSON} of the MOSFET



Product Features



6EDL7141 allows designers to adjust the MOSFET driving voltage (PVCC voltage) via SPI registers. The same value PVCC applies to both high and low side charge pumps with four possible values: 7V, 10V, 12V, 15V. This is done via bitfield PVCC_SETPT.

Note:

It is expected that the high side charge pump produces a slightly lower voltage due to internal circuitry (diode). See Electrical Characteristic Graphs.

Figure 31 shows an ideal example of how supply voltage of the driver and slew rate control can play a role together in an ideal turn on of a low side MOSFET. Section A of the figure shows how to set the slew rate of V_{GS} external MOSFET, by programming different current values (in this case I_{LS_RISE}). Section B shows the case in which, provided a fixed gate driver current I_{LS_SRC}, PVCC is varied.




Figure 31 Gate driver slew rate configurability in an ideal low side MOSFET switching: A) given a fixed supply voltage (PVCC=12V), variable I_{LS_RISE} B) Fixing the charging current, changes in PVCC produce different rise times

3.4 Charge Pump Configuration

User can adjust charge pumps operation in MOTIX™ 6EDL7141 depending on the specific needs. Following sections describe this configurations.

3.4.1 Charge Pump Clock Frequency Selection

Charge pumps are based on switched capacitor circuits that work at a given switching frequency. 6EDL714 offers the possibility to choose four different clock frequencies via SPI programming of bitfield CP_CLK_CFG in register CP_CFG. The selection of charge pump capacitors both flying and tank capacitors must be chosen according to this configuration and both affect start-up time of VCCLS and VCCHS rails as well as possible voltage ripple in those pins.

3.4.2 Charge Pump Clock Spread Spectrum Feature

When activated, this feature introduces artificially a frequency variation (see Electrical Characteristics table for values) into the charge pump clock signal. The frequency at which the charge pump operates will vary between

Datasheet

Product Features



those limits reducing the emission intensity on the target frequency value by distributing that energy over a wider range of frequencies.

3.4.3 Charge Pump Pre-Charge for VCCLS

Pre-charge of the charge pumps is a feature that, if enabled via SPI register, pre-charges the VCCLS rail right below the buck converter output voltage (VDDB) before the EN_DRV pin is activated. This pre-charge takes place only the first time after a power up (CE cycle) sequence.

In this case, when EN_DRV is activated to enable the driver stage, the charge pumps need to ramp up the voltage in C_{VCCLS} from the existing pre-charge voltage until the PVCC selected value, therefore reducing considerably the start-up time for the charge pump when compared to the default situation in which C_{VCCLS} needs to charge the whole PVCC voltage.

To enable the pre charge of VCCLS, bitfield CP_PRECHARGE_EN in register SUPPLY_CFG must be set.

3.4.4 Charge Pump Tuning

The start-up time for the charge pumps, defined as the time that the VCCLS voltage requires to get to the target programmed voltage (PVCC Set point), depends on several factors:

- Target voltage programmed via PVCC_SETPT register: the higher the longer the start-up time
- Charge pump clock frequency: higher clock frequency results in faster start-up time
- Charge pump tank capacitors (C_{VCCLS}, C_{VCCHS}): using VCCLS as example, a smaller value of C_{VCCLS} will result in:
 - Higher VCCLS ripple
 - o Faster start-up time
- Charge pump flying capacitors (C_{CP1} , C_{CP2}): smaller capacitors lead to slower start-up time The selection of those parameters have an impact as well in the VCCLS and VCCHS voltage ripple. If fast start-up time is not a design target, it is recommended to increase the C_{VCCLS} value to reduce ripple and to improve load transients. For a given C_{VCCLS} value, the selection of C_{CP1} will impact also the ripple in VCCLS and start-up time.

If start-up time needs to be optimized, charge pump pre-charge feature is recommended. This is explained in section 3.4.3

The start-up behavior of the charge pumps and rest of power supply is shown in detail in section Device Start-Up.

3.4.5 Gate Driver and Charge Pumps Protections

The gate driver includes following protections:

- VCCLS UVLO
- VCCHS UVLO
- Floating Gate Driver Pull Down
- Dead Time insertion This is explained in section 3.2.7

3.4.5.1 VCCLS Under-Voltage Lock-Out (VCCLS UVLO)

The UVLO prevents the gate driver from propagating PWM signals if the drive voltage is not above the UVLO threshold as specified in the Electrical characteristics table.

Datasheet

Product Features



During start-up, the charge pump voltage VCCLS will ramp up until the UVLO rising threshold is crossed releasing the UVLO status, allowing then the PWM to propagate.

In case of overload of VCCLS rail beyond the specified maximum load of the charge pump, the VCCLS will drop. Eventually, the VCCLS voltage can cross the VCCLS UVLO falling threshold leading to both the immediate stop of the PWM signal being transmitted to the MOSFETs by setting the gate driver in Hi-Z (high impedance) mode and also reporting a fault to the Fault handler. Consequently, the nFAULT pin will be pulled down so the microcontroller in the system can decide how to proceed.

3.4.5.2 VCCHS Under-Voltage Lock-Out (VCCHS UVLO)

Similarly to VCCLS, a UVLO mechanism is integrated for VCCHS voltage rail. The UVLO rising and falling thresholds can be found in the Electrical characteristics table.

During start-up, the charge pump voltage VCCHS will ramp up until the UVLO rising threshold is crossed releasing the UVLO status, allowing then the PWM to propagate.

In case of overload of VCCHS rail beyond the specified maximum load of the charge pump, the VCCHS voltage will start dropping. VCCHS voltage can then cross the VCCHS UVLO falling threshold leading to both the immediate configuration of the gate driver to Hi-Z (high impedance mode) and also to the reporting to the Fault handler. As a result of the VCCHS UVLO, the nFAULT pin will be pulled down so the microcontroller in the system can decide how to proceed.

3.4.5.3 Floating Gate Strong Pull Down

MOSFETs in an inverter can be exposed to non-zero gate voltage levels when the controllers or gate drivers are off. Sometimes those voltages are enough to activate or partially activate the MOSFETs leading to system failure or destruction if for example, a high side MOSFET and a low side MOSFET in an inverter leg activate at the same time. In order to prevent this behavior is common to assemble weak pull downs (in the order of $100k\Omega$ resistors) between gate and source of the MOSFET to ensure that when the gate driver is off, the gate is pulled down to the source avoiding any turn on or partial turn on. As it is weak pull down, this does not have much impact when the gate driver is active and driving MOSFETs normally.

These six R_{G-S} resistors however require a good amount of PCB area and need to be placed in a location where the power layout needs to be optimized with no compromises.

In order to address this, 6EDL7141 gate driver integrates a Floating gate Strong Pull Down mechanism that includes both a passive and an active pull down:

- Weak Pull Down: a weak pull down (R_{GS_PD_WEAK}) is always connected between gate and source of each gate driver output. This ensures a weak pull downs during states where the gate driver is off, either because EN_DRV is turned off or because the device is fully off (CE off). This mechanism is similar to the ones described above (R_{G-S}).
- Strong Pull Down: additionally, during those gate driver off periods, if the external gate to source voltage
 increase for any reason as mentioned, an extra pull down, much stronger (R_{GD_PD_STRONG}) is activated ensuring a
 tight pull down and hindering any possible partial turn on.






Figure 32 Floating gate driver pull down resistors. Strong pull down activates when gate driver is off and gate to source voltage increases



3.5 Power Supply System

The device embeds an advanced power supply system comprised of:

- Synchronous buck converter including both power switches
- DVDD linear voltage regulator programmable to output 5V or 3.3V
- Charge pump for low side gate driver (described in 3.3)
- Charge pump for high side gate driver (described in 3.3)

MOTIX[™] 6EDL7141 has been designed for lowest Bill of Material (BOM). The synchronous buck converter does not require external components like diodes, voltage dividers or bootstrap capacitors yet at the same time reduces the low side conduction losses as it utilizes a NMOS instead of a diode.

The overall goal of the buck converter is to support the rest of the power supply system. With the help of an external filter (LC), it supplies both (high side and low side) charge pumps and the integrated DVDD voltage regulator. This architecture increases the efficiency of the device greatly compared to an only linear regulator system, yet maintains a very compact system solution. Furthermore, allows working at high supply voltage rating (PVDD).

DVDD linear voltage regulator is integrated to provide accurate and stable voltage to other external components either at 3.3V or 5V. In Figure 33, a schematic diagram of the complete power converter architecture and interconnections is showed.




Figure 33 Block diagram of power converter architecture

Designers can use VDDB pin to supply external components as long as the current limits of the buck converter-including charge pumps and linear regulator- are not exceeded. Nevertheless, over-current protections (OCP) are implemented for both buck converter and the linear regulator, preventing any damage to the device when overloading VDDB pin. Additional over-temperature protections (OTS, OTW) are integrated to ensure the device is under correct thermal conditions at any time.

3.5.1 Synchronous Buck Converter Description

Although integrated in the same package, the synchronous buck converter is designed completely independent of the rest of the gate driver circuitry. This makes the supply system robust against gate driver failures. As an



example, the buck converter and linear regulator will still operate even if a failure occurs in the gate driver section (e.g. VCCLS UVLO), ensuring right operation of a microcontroller and other circuits supplied by the buck converter or LDO integrated for example.

The control method utilized is Adaptive Constant 'ON' Time (ACOT). In contrast to a pure constant ON time control method, ACOT allows for ON time variations during transitions to avoid large frequency jumps. Together with feedforward techniques, the buck converter can operate with reduced switching frequency.

Two different switching frequencies (500 kHz and 1 MHz) can be selected via SPI –BK_FREQ bitfield-for the buck converter. The recommended inductor and capacitor for each configuration is provided in section 9.1. Recommended values for the inductor and capacitor are shown in Table 22.

Note: It is recommended to only modify the buck converter frequency via OTP

A detailed figure of both synchronous buck converter and linear voltage regulator circuits is depicted in Figure 34.




Figure 34 Detail of integrated synchronous buck converter controller and linear regulator

3.5.1.1 Buck Converter Output Voltage Dependency on PVCC_SETPT

An important feature of the buck converter is the ability to automatically adjust VDDB target value depending on PVCC (target gate driver voltage) configured by user via SPI commands. This is done to optimize power losses in the device. For example, if the driving voltage PVCC is 7V, the target voltage of the buck converter is automatically set to 6.5V. In this case, the charge pumps still have enough room to reach PVCC = 7V on a 'doubler' configuration. The relationship between VDDB and PVCC is shown in Table 14.



Table 14 Buck converter output target voltage vs PVCC_SETPT setting

PVCC_SETPT bitfield	PVCC target voltage (V)	VDDB (V)
b'11	7	6.5
b'10	10	7
b'00	12	8
b'01	15	8

Another important factor to consider in the synchronous buck converter output target voltage is PVDD or supply voltage. If 6EDL7141 is supplied with a relative low voltage then VDDB_{NOM_LV} rating applies (see Electrical characteristics table). In such situation the buck converter operates in open loop with the duty cycle saturation limit given by DC_{BUCK_MAX} (see Electrical characteristics table). If buck converter loading increases in that situation or PVDD voltage reduces further, VDDB voltage will drop. On the lower end, VDDB UVLO falling threshold protects from lower limits.

Therefore, depending on PVDD voltage, it is possible that VDDB cannot reach the target voltage, limiting as a consequence the actual PVCC voltage, which even in a doubler configuration might not be sufficient. The approximate possible PVCC voltage (= VCCLS) in the doubler configuration is given by following equation:

$$PVCC_{max} \approx \min(PVCC\ Target\ Voltage, 2 * VDDB - 1V)$$
 (1)

As an example, if PVDD = 7.5V, VDDB \approx 6.5V (limited by low PVDD), if PVCC_SETPT targets 15V, the doubler on the charge pump will be able to reach maximum of approximately 2* VDDB-1V \approx 12V. If then PVDD rises to 12V, the VCCLS will be able to regulate to 15V as this value is below/equal to the value = 2* VDDB (8V) -1V = 15V.

See 2.6 for more details on relationship between VCCLS, VCCHS and PVDD.

3.5.1.2 Synchronous Buck Converter Protections

Following protections are implemented to ensure correct operation of the buck converter:

- Output Under-Voltage Lock-Out (UVLO). see Electrical Characteristics table for specific values.
- Output Over-Voltage Lock-Out (OVLO). see Electrical Characteristics table for specific values. If the value is reached the buck converter will switch off both high side and low side MOSFETs interrupting any further energy transfer to the output.
- Over-Current Protection (OCP) cycle by cycle. Given a situation in which the current increases till the OCP level (see Electrical Characteristics table for details), the buck converter controller will truncate the high side FET PWM signal until next PWM period start. The low side FET will be driven accordingly after insertion of dead time.

Once the OCP event takes place, a counter will start counting for each consecutive period that the peak current is reached. After 16 periods, the Buck OCP fault is triggered and nFAULT pin (see Table 17) will be set low to inform the MCU that can proceed with correcting actions. The Buck converter will continue operation in current limitation to ensure the MCU is supplied. If the OCP does not trigger for 3 consecutive PWM periods, the counter will reset and will not trigger the Buck OCP fault. If the Buck OCP fault is activated, the bitfield BK_OCP_FLT in register FAULT_ST will be set.

3.5.2 DVDD Linear Regulator

The integrated linear regulator generating DVDD can be set to provide either 3.3V or 5V by means of an external resistor R_{SENSE} as described in Table 7 or alternatively via bitfield DVDD_SETPT. The selected DVDD value can be read via SPI in bitfield DVDD_ST in register FUNCT_ST.

Datasheet

Product Features



DVDD linear regulator can be used as well to provide an offset to the current sense amplifiers integrated, allowing negative current measurements. See 3.6.4 for more details.

The linear regulator is soft started during ramp up of the device as depicted in Figure 53 after a delay time $t_{DVDD_TON_DLY}$ after the buck converter has reached its UVLO level ($V_{VDDB_UVLO_R}$) and analog programming of CS_GAIN/AZ and VSENSE/nBRAKE are finished. The DVDD ramp up timing can be configured via SPI via bitfield DVDD_SFTSTRT.

A schematic view of DVDD linear regulator and the interaction with the buck converter is presented in in Figure 34.

DVDD voltage can be used to supply a microcontroller (MCU) or additional elements in the circuit like Hall sensors, LEDs, etc. An OCP mechanism is provided.

3.5.2.1 DVDD Linear Regulator OCP

DVDD OCP can be configured between 4 different levels by writing register DVDD_OCP_CFG. If the OCP for DVDD is reached, a fault will be reported on pin nFAULT. The DVDD OCP works in two different stages:

- 1. **Pre-warning mode at 66% of selected OCP level**: nFAULT pin will be pulled down to signal the controller that an OCP warning has occurred. If the current level reduces before reaching 100% level, the operation will continue normally releasing the nFAULT pin. The pre-warning allows some extra time for the microcontroller to make a decision on how to react to the possible OCP event.
- 2. **Current limiting mode at 100% of selected OCP level**: if current increases beyond the configured OCP level, the DVDD regulator will start limiting the current provided. This will cause a DVDD voltage drop, eventually resulting in a DVDD UVLO fault if DVDD UVLO threshold is crossed. Thanks to this limitation, possible shorts on DVDD rail will not affect rest of the system keeping these other components safe.




Figure 35 DVDD OCP behavior including pre-warning and current limiting modes

Note: The OCP in DVDD is suppressed during ramp up of the device to avoid that initial charge of DVDD decoupling capacitors (eventually large capacitors) triggers the OCP fault

Over-temperature faults (OTS, OTW) provide an additional level of protection. These will trip if too high temperature is developed in the device, for example when the DVDD linear regulator or the buck converter demand excessive load current.



3.6 Current Sense Amplifiers

The device integrates three current sense amplifiers that can be used to measure the current in the power inverter via shunt resistors. Single, double or triple shunt measurement are supported as shown in Figure 36.

CS_EN bitfield enables each current sense amplifier individually. Gain and offset are generated internally and are programmable.




Figure 36 Single (A), dual (B) and triple (C) shunt current sensing configurations are supported

The current sense amplifier block contains the following sub-blocks explained in detail this section:

- **Current sense amplifier**: connected to external shunt resistor or internally to SHx and SLx pins for R_{DSON} sensing configuration. This module amplifies the shunt voltage or low side V_{DS} voltage to a more appropriate voltage level for a microcontroller ADC. It allows as well blanking the signal synchronized to PWM transitions, during periods where noise is disturbing the measurement.
- **Output buffer**: allows adding a variable offset voltage to the sense amplifier output. The offset amount can be set to 4 different values either by programming the internally generated level or by applying an external voltage at VREF input pin. With this implementation, negative current in current shunts can be measured. Additionally permits to optimize the controller ADC dynamic range according to system conditions.
- **Positive Over-Current comparator**: used for detecting the over-current condition on motor winding for positive shunt voltage. This comparator can be used to apply PWM truncation in block or trapezoidal commutation schemes, limiting the motor current to the configured OCP threshold.
- **Negative Over-Current comparator**: used for detecting the over-current condition on motor winding for negative shunt currents
- **OCP Digital-to-Analog Converter (DAC)**: used for programming the threshold of the over-current comparators. One for positive level and a second one for negative level. Programming of DAC levels is shared among all three different OCP comparators.

Current sense amplifiers will automatically "Auto-Zero". This happens during operation and ensures best accuracy of measurements during lifetime of the device. Additionally, 6EDL7141 includes a current sense amplifier user calibration mode that can be used to calculate residual offset when shunt current is known to be



zero, for example, because there is no PWM yet propagated to the MOSFETs. A microcontroller firmware can remove this initial residual value from future measurements to improve accuracy.

Figure 37 shows these blocks and their interconnections.




Figure 37 Current sense amplifier simplified block diagram

Note: It is recommended to disable current sense amplifiers that are not used

3.6.1 R_{DSON} Sensing Mode vs Leg Shunt Mode

Current sense amplifiers in MOTIX[™] 6EDL7141 can be configured as leg shunt or R_{DSON} sensing, where the 'ON' resistance of the MOSFETs is used as shunt in a 'lossless' measurement approach.

In R_{DSON} mode, 6EDL7141 connects the drain of the low side MOSFET to the positive input of the current sense amplifier. The negative input is connected to the source as shown in Figure 38. This is in contrast to the external shunt configuration shown in Figure 39, where the positive input of the current sense amplifier is connected to the source of the low side MOSFET. Internal series resistors help filtering possible noise before the amplification takes place. Depending on the circuits and board design, a small filtering capacitor between SLx and CSNx pins can help cleaning up the current signal.

Note: R_{DSON} mode is only possible in 3 shunt mode (mode C in Figure 36)

Note: In R_{DSON} mode, the CSAMP is forced to be CS_TMODE = 0, meaning the current sense amplifiers are

only active when low side is ON (GL ON mode). If this bitfield is written with a value different than

b'0, the configuration will be ignored by the internal logic.

Note: Temperature compensation for the R_{DSON} measurement, if required, must happen at MCU.






Figure 38 System diagram of a low side R_{DSON} current sensing configuration utilizing integrated current sense amplifiers




Figure 39 System diagram of an external shunt current sensing configuration utilizing integrated current sense amplifiers

3.6.2 Current Shunt Amplifier Timing Mode

Often in drives applications, the current is sampled via leg shunts. In this case, the voltage in the shunt that needs to be amplified appears only when the low side MOSFET is turned on. In other cases, it might be useful to propagate the signal continuously. 6EDL7141 supports four different modes of operation of the current sense amplifiers regarding when the output pin CSOx is connected to the amplifier stage. These four modes are:

Datasheet

Product Features



- **Always OFF**: current sense amplifier output disabled. This is achieved by disabling the amplifier in register CSAMP_CFG via bitfield CS_EN.
- **GL ON**: in this mode, CSOx pin is connected to the amplifier only when the same leg or phase GLx signal is active. In single shunt mode, CSOx will be connected according to the OR'ing of all two or three GLx signals. If two or three amplifiers are enabled, then the signals for enabling CSOx will be dedicated to that GLx signal. This mode is forced if R_{DSON} sensing is selected to avoid possible overvoltage damage in the internal circuitry. In order to enable this mode, the amplifier must be enabled via CS_EN bitfield in CSAMP_CFG register and the timing mode selected via write to CS_TMODE bitfield in SENSOR_CFG.
- **GH OFF**: similarly to GL ON, this modes connects the CSOx outputs during GL ON period but extends that connection to the dead times both rising and falling. This is same than GH OFF. In some cases like during diode recirculation current, the diode might carry current that can be useful especially in cases where the PWM pulses are very narrow. Same as GL ON, single shunt will logic OR the GLx activations and three shunt modes will activate according to each GLx signal only. In order to enable this mode, the amplifier must be enabled via CS_EN bitfield in CSAMP_CFG register and the timing mode selected via write to CS_TMODE bitfield in SENSOR_CFG.
- **Always ON**: this mode connects continuously the activated amplifier CSOx signals to the amplifier independently of PWM signals. In order to enable this mode, the amplifier must be enabled via CS_EN bitfield in CSAMP_CFG register and the mode selected via write to CS_TMODE bitfield in SENSOR_CFG.

Figure 40 (cases 1 and 2) shows a comparison of the current sense amplifier working in both modes GL ON and GH OFF.






Figure 40 Current sense amplifier ideal timing mode example. Mode GL ON and GH OFF operation in a half bridge example with leg shunt current sense configuration-3 active amplifiers. GH OFF can potentially propagate current information when the diode recirculates current. Auto Zero injected on GHx rising

3.6.3 Current Shunt Amplifier Blanking Time

A programmable blanking period can be configured in the current sense amplifiers. The goal of adding some blanking time is to avoid propagating a distorted signal to the microcontroller ADCs during MOSFET switching transitions. Since both, phase node voltage SHx and SLx pins (CSNy) are subject to ringing due to the switching activity, the blanking module disconnects the inputs for a configurable time (CS_BLANK). This action occurs in synchronicity with GHx signal (rising and falling edges) driving the external MOSFETs.



During the blanking time, pin CSOx will show V_{offset} voltage until the programmed blanking time period expires and inputs are connected again to the current sense amplifier. Two examples are shown in Figure 41. Example A) represents a trapezoidal commutation scheme with 1 shunt similar to the one in Figure 62. In such case the high side of one phase (phase B) is switching, while the low side of another phase (phase A) is always ON, allowing the current to flow through the motor windings. As the low side MOSFET of phase A is ON for 120 degree of rotation, the current sense amplifier is amplifying the shunt voltage continuously except blanking and recirculation periods. These blanking periods corresponds to both high side rising and falling edges (ORing to all phases applied). In this case the voltage across the shunt is positive.

The example in B) corresponds to a generic half bridge configuration (e.g. synchronous buck converter). In this case, when high side is turned on, the current in the inductor increase, while. in the complementary cycle when the high side switches off and the low side turns on after dead time, the current flows through the low side and starts decreasing. During the low side conduction, the current sense amplifier generates the shown output proportional to the voltage across the shunt, in this case negative.




Figure 41 Timing diagram of a current measurement utilizing blanking time feature for suppressing current spikes during MOSFET switching. A) Trapezoidal commutation with 1 shunt configuration. B) Generic half bridge configuration.



3.6.4 Current Sense Amplifier Offset Generation: Internal or External (VREF pin)

MOTIX[™] 6EDL7141 integrates an internal linear voltage regulator (DVDD) that can be used for offset generation in all integrated current sense amplifiers. The generated DVDD voltage can be scaled down to different programmable values to adjust the desired offset voltage level. Bitfield CS_REF_CFG controls this scaling factor.

Some microcontrollers generate internally the reference for an integrated ADC out of the supply voltage. In this way the microcontroller can accurately measure in a ratio-metric way the output of the current sense amplifiers increasing noise immunity. Figure 42 shows a block diagram representing this implementation.

The current sense amplifiers offset voltage can alternatively be provided via an externally generated voltage through VREF pin. Bitfield VREF_INSEL selects between scaled DVDD (internally generated) or VREF input pin as source for the offset voltage applied to all 3 current sense amplifiers.




Figure 42 Current sense amplifier offset generation block diagram

3.6.5 Overcurrent Comparators and DAC for Current Sense Amplifiers

Two overcurrent comparators are implemented for monitoring the current in both positive and negative direction with an extensive level of programmability. Figure 43 shows a schematic diagram of this implementation. Both comparators monitor the current flowing through the shunts. The triggering level is independent from the gain setting of the shunt amplifiers and is defined as the voltage across the shunt. The comparator features a hysteresis (specified as V_{OC_HYST}) for consistent operation.

Positive and negative triggering levels for the comparator are set with two independent Digital to Analog Converters (DAC). These DACs are programmed via bitfields CS_OCP_PTHR for positive overcurrent protection and CS_OCP_NTHR for negative overcurrent protection. For possible threshold levels see the registers description in section 8.

The output of the comparators can be deglitched by programming register CS_OCP_DEGLTICH before reaching the Fault handler, where the fault will be processed (See section 6) and eventually will pull down nFAULT pin reporting a fault to the microcontroller or other circuitry.

Alternatively, the comparator output propagates to the PWM modules. PWM truncation can be enabled via bitfield CS_TRUNK_DIS. If PWM truncation is activated, the PWM module immediately interrupts the PWM signal



without having to wait for the microcontroller to make such decision when the OCP level is reached. This ensures fastest possible reaction time to the OCP event. Truncation is detailed in section 3.6.5.4.




Figure 43 Current sense amplifier protections schematic block diagram

3.6.5.1 OCP Use Cases

The reaction to an OCP event is programmable via SPI. Following scenarios might be useful for different applications:

- **Apply PWM truncation** immediately after OCP event **and report on nFAULT** pin after OCP event- deglitching is disabled if truncation is enabled. This is useful in trapezoidal control schemes.
- **Disable reporting and keep truncation of PWM**. This can be useful during events where the reporting function to the microcontroller might not be necessary. This is useful in trapezoidal control schemes.
- Trigger a configurable brake action upon OCP event. If truncation is not desired, the brake event can be configured to e.g. brake the motor by shorting all low side MOSFETs. By using the deglitch function, the possible noise in the analog signal can be filter out to avoid false trip of the OCP. This configuration can be useful for FOC (Field Oriented Control) schemes given the flexibility. Braking is explained in more detail in sections 3.2.6 and 6.
- **Disable OCP protection,** both nFAULT reporting and truncation of PWM. In such case, OCP is ignored. This might be useful for transition states or stop procedures as well.

These configurations can be adjusted also during ACTIVE state of the device. It is also possible to select whether the OCP fault trips on a single event or more and whether is latched or not via bitfield CS_OCP_LATCH.

3.6.5.2 OCP Fault Reporting

OCP fault can be reported to the MCU via nFAULT pin. This will then result in nFAULT pull down therefore informing the MCU that a fault occurred.

CS_OCPFLT_CFG in register CSAMP_CFG allows the user to set a target number of consecutive events (PWM cycles with current above OCP threshold) that will activate OCP fault. This means the user can configure the device to wait for several PWM periods before declaring a fault and therefore be more conservative. Three options are possible: no fault, trigger immediately (i.e. trigger on all events) or trigger on a number of counts (8 or 16). The logic for the counting mode works as follows:

Datasheet

Product Features



- 1. Every time that an OCP event occurs, a counter increments. All three phases have dedicated counters.
- 2. If any counter (ORing) reaches the target value configured in CS_OCPFLT_CFG, then the fault is asserted and nFAULT pin is pulled low.
- 3. If before reaching the target value, the OCP event does not occur for 3 consecutive PWM cycles, the counter is reset to value 0, starting over next time an OCP event takes place.

3.6.5.3 OCP Fault Latching

The OCP fault can be configured as latched or non-latched. This defines how the fault is cleared via register write. If configured as latched:

- and in counting mode (8 or 16): fault cannot be cleared until there is one whole PWM period without fault
- and in immediate or on all events mode: fault can be cleared only after the fault condition is released.

If not latched, the fault can be cleared any time. If conditions is still present after clear, the fault will be set again after the clear event.

Independently of the latch configuration, the status register will show that the fault happened.

3.6.5.4 PWM Truncation

PWM truncation is a method to intrinsically limit the current flowing into the motor by switching off the PWM signal immediately after OCP detection. In this way, the GHx signals (all three) are pulled down automatically when the configured peak current level is reached. Low side remains unaffected until the PWM resets, increasing current in the motor again. This happens in a PWM cycle by cycle base. An example of how PWM truncation works, is depicted in detail in Figure 44.

Note:

Truncation occurs always on high side except for 1PWM mode with alternate recirculation, where the truncation occurs in low side during high side recirculation periods and on high side during low side recirculation periods.

If PWM truncation is active, PWM truncation takes place upon OCP event in all phases. For example, if the protection is triggered in current sense amplifier A, then PWM signals in phases A, B and C will be truncated. This will enable single shunt systems to utilize any of the current sense amplifiers.

Blanking is applied to truncation logic on both rising and falling edge of high side as described in Figure 41, see register CS_BLANK for blanking times. Blanking from all phases are OR'ed and prevent any miss-triggering of the PWM truncation during the blanking time selected by the user.

If truncation is enabled, the deglitching filter is automatically disabled. This means, if truncation is enabled, the nFAULT pin signalizes simply that a PWM truncation has occurred.

Attention:

Depending on the PWM modulation utilized, PWM truncation might not provide the desired results. In modulation schemes where it is possible more than one phase are energizing the motor at a given time like SVM FOC (Space Vector Modulated Field Oriented Control), it is recommended to disable truncation and use OCP fault instead.

Datasheet

Product Features






Figure 44 Positive OCP PWM truncation detail. I_M refers to motor current

Current Sense Amplifier Gain Selection 3.6.6

Gain of the shunt amplifiers can be programmed digitally via bitfield CS_GAIN to one of the following values: 4, 8, 12, 16, 20, 24, 32 and 64. Alternatively, the gain can be selected by connecting an external resistor (R_{CS GAIN}) from pin CS_GAIN to ground. In order to enable analog programming of the current sense amplifier via external resistor, the user must ensure that bitfield CS_GAIN_ANA is set accordingly. The value of R_{GAIN} is evaluated during startup of the device (see section 3.10.2). Table 15 provides the resistor values and register settings for gain selection in both analog and digital modes.

Table 15 Programming of current sense amplifier. Gain vs resistor size

Gain Value	Digital programming	Analog programming				
Gain value	CS_GAIN (hex)	R _{CS_GAIN} (kΩ)				
4	0x0	0				
8	0x1	1.5				
12	0x2	3.0				
16	0x3	4.7				
20	0x4	6.2				
24	0x5	7.5				
32	0x6	9.1				
64	0x7	11				

Note: For analog programming, resistors are recommended to be 1%tolerance or lower

The actual value of the current sense amplifier gain can be read in FUNCT_ST register via bitfield CS_GAIN_ST.



3.6.7 Current Sense Amplifier DC Calibration

MOTIX[™] 6EDL7141 features a calibration method for the current sense amplifiers. This helps eliminate any unwanted offset in the output of the operational amplifiers before starting motor operation for example.

The activation of the DC calibration mode (only during ACTIVE state-EN_DRV high) via register CS_EN_DCCAL programming, will short the inputs of the amplifiers. Once the DC calibration is enabled, the output on CSOx pins can then be measured by precise ADC channels in an MCU to record any possible offset in the operational amplifiers. Any excess voltage in CSOx pin from VREF voltage can be subtracted in the MCU from any future measurements, for example by software means. It is recommended to perform DC calibration before the PWM is started, when the current in the shunts, is known to be zero.

Once the offset value is captured, the MCU should set CS_EN_DCCAL bitfield again to '0' to finalize the calibration process and reconnect the operation amplifier to the input pins. Then the PWM signals can start-up.

Note: During calibration mode, if Auto-Zero is enable it will be executed every 100µs instead of 200µs.

3.6.8 Auto-Zero Compensation of Current Sense Amplifier

Current sense amplifiers tend to accumulate offset during operation if they are not corrected. This can be due to temperature or aging effects. The Auto-Zero feature of the current sense amplifiers provides an automatic way of compensating any possible drifts in the amplifiers. Internally the amplifier shorts the inputs to correct any possible offset excess for a t_{AUTO_ZERO} period of time. CSOx pin will hold the voltage before the Auto-Zero start during Auto-Zero period.

The Auto-Zero feature can be as well disabled via register bitfield AZ_DIS in register CSAMP_CFG.

3.6.8.1 Internal Auto-Zero

If configured as internally triggered or synchronized (by writing register bitfield CS_AZ_CFG), the Auto-Zero period starts with GHx signal rising edge after at least 100µsec from last Auto-Zero period (x depends on the activated current sense amplifier, A, B or C). The synchronized start of Auto-Zero period is chosen to interfere minimum possible with the shunt current sensing. Details of signals behavior example can be seen in Figure 40 or in Figure 45.




Figure 45 Auto-Zero operating modes. Internally synchronized with GHx signals. Auto-Zero occurs upon next GHx rising edge after timer has reached 100µs

Datasheet

Product Features



During start-up, the Auto-Zero function automatically activates to ensure that the amplifiers are optimized before the ACTIVE state is entered. This happens during charge pump start-up, this is from EN_DRV turn on until charge pump UVLO is reached.

If no GHx rising edge happens for a given time (t_{AUTO_ZERO_CYCLE}), for example if the low side is fully turned on for a long period in a 6-step commutation, then an internal watchdog will force an Auto-Zero compensation. Auto-Zero continuous during STANDBY state.

Note:

When the Auto-Zero period finishes and the CSOx reconnects to the amplifier, it is expected to see a minor voltage glitch. This can be blanked or filtered out for example before the signal is provided to an ADC.

3.6.8.2 External Auto-Zero Synchronization via CS_GAIN/AZ Pin

User can enable external synchronization of the Auto-Zero function by writing register bitfield CS_AZ_CFG. In such case, the internal synchronization with GHx signals is disabled and the falling edge of pin CS_GAIN/AZ becomes the trigger for Auto-Zero correction period. This is depicted in Figure 46.

If externally triggered, the microcontroller in the system can decide according to the particular current sense method when to execute the Auto-Zero correction. Thanks to this feature the Auto-Zero effect can be moved, for example, far from the ADC sampling in the microcontroller so benefitting from the corrections but still being able to sample without the interference of the Auto-Zero process.




Figure 46 Auto-Zero functionality with external synchronization. CS_GAIN/AZ pin falling edge will trigger the Auto-Zero correction period

3.6.8.3 External Auto-Zero Synchronization via CS_GAIN/AZ Pin with Enhanced Sensing

MOTIX[™] 6EDL7141 allows to stop the clock (clock gating) of the charge pump modules according to CS_GAIN/AZ pin state. If this feature is activated, the charge pumps clock will be gated from the rising edge of CS_GAIN/AZ pin until end of Auto-Zero period that starts after falling edge of same pin. The effect of the clock gating is the reduction of possible switching noise that can couple into PCB sensitive signals like CSOx or other ADC measured voltages by the system MCU or other sampling circuits.

Attention:

During clock gating period, the charge pump stops operation. As a result, VCCLS and VCCHS rails stops regulation and can drop their regulated voltages. In most cases, VCCLS and VCCHS capacitors will maintain enough voltage to keep driving efficiently the MOSFETs. User must check that Recommended Operating Conditions and Electrical Characteristics are respected. UVLO protections on both VCCLS and VCCHS are present in case a malfunction takes place, protecting the inverter.

The operation of the charge pump clock gating mode is shown in Figure 47.






Figure 47 Signal diagram for the enhanced sensing mode using external synchronization of Auto-Zero function. The charge pump clock is gated to reduce switching noise coupling during periods where sensitive measurements are performed in the system like the ADC in a MCU

3.7 Hall Comparators

The Hall sensor inputs on MOTIX™ 6EDL7141 are capable of interfacing with digital Hall sensors with open-drain outputs. The device supports three identical channels. Each Hall sensor should be connected to one of the INLx digital pins. Hall comparators are designed to be used in 1PWM mode with Hall sensors, described in section 3.2.4 as well as for 'locked rotor' detection functionality described in 3.8.3.

The Hall inputs are digitally deglitched. That means those inputs ignore any extra Hall transitions for a configurable period of time. This is selected in bitfield HALL_DEGLITCH that can be accessed via SPI commands. This prevents PWM noise from being coupled into the Hall inputs, which can result in erroneous commutation.

The polarity of the Hall sensor inputs can be read at any time by a MCU in register FUNCT_ST, bitfield HALLIN_ST.

DVDD linear voltage regulator can be used to supply Hall sensors either with 3.3V or 5V according to programming. In case Hall sensors are not powered from DVDD rail (i.e. other power supply) and DVDD supply is disabled for any reason, due to IDLE or OFF mode ($CE < CE_{TH}$), the Hall inputs should not be driven by external voltages. In addition, they should be powered-up before starting the motor, or an invalid Hall state may cause malfunction in the motor operation.

3.8 Watchdog Timers

MOTIX[™] 6EDL7141 integrates three independent watchdog timers that are SPI configurable. These are protection features used to ensure the correct functionality of different modules inside and outside the device, e.g. to ensure that a microcontroller is having correct behaviour by serving or 'kicking' 6EDL7141 watchdog. To configure watchdog timers in 6EDL7141, two registers are available: WD_CFG and WD_CFG2. The three independent watchdog timers are:

Datasheet

Product Features



- Buck converter watchdog:
- General purpose watchdog
- Rotor locked watchdog

Each watchdog timer core unit includes a digital timer (watchdog timer). A source signal is connected to that timer which resets whenever a toggle occurs on the signal. Otherwise the timer keeps counting up. If the watchdog timer limit is reached without a reset input, then a fault takes place and action will be performed according to Table 17.

The reaction to a watchdog fault is programmable to following actions:

- Reporting to status register only.
- Reporting to status register and nFAULT pin.
- Trigger a configurable braking event.
- Select whether watchdog fault is latched or not.

An example of watchdog operation is presented in Figure 48. In this example, a generic signal 'WD_Input' is resetting the counter periodically (for example when reading the status register or toggling EN_DRV at the proper frequency). If the input signal stops toggling, the watchdog timer expires after the watchdog period resulting in a watchdog fault.




Figure 48 Watchdog operation diagram

3.8.1 Buck converter watchdog

During start-up of the device, this watchdog monitors VDDB UVLO signal. When UVLO of VDDB is asserted, the watchdog is cleared. If UVLO of VDDB is not asserted within the watchdog period ($t_{WD_BUCK_T}$), the system will stop (STOP state in the state machine is described in section 5) and stay disabled until a power cycle takes place. This watchdog can be used for safe start-up debugging. To enable this feature WD_CFG2, bitfield WD_BK_DIS needs to be accessed.

3.8.2 General Purpose Watchdog

This watchdog timer can be configured to use different general purpose inputs (timer reset signal) via register WD_INSEL. Possible inputs are:

EN_DRV – coded in EN_DRV, a clock signal can be utilized as watchdog timer clock input. The watchdog measure that the frequency and duty cycle of this signal are correct. The proper frequency works as a watchdog 'kick'- see 3.9.1. Requires enabling the watchdog via WD_EN and input selection via WD_INSEL. After fault occurs, clearing of the fault must be done only after 2 periods (500Hz). Watchdog period programmed in WD_TIMER_T.

Datasheet

Product Features



- DVDD start-up: during start-up, if this input is selected, the watchdog will be cleared upon DVDD UVLO signal
 assertion. If DVDD has not reached the correct value before the watchdog period, the DVDD regulator will
 retry to start. The number of attempts to restart DVDD regulator when start-up fails, can be configured in
 WD_DVDD_RSTRT_ATT. Additionally, the time between restarts attempts is set in bitfield
 WD_DVDD_RSTRT_DLY
- Charge pumps start-up: similarly, the start-up time of the charge pumps (both) can be monitored. The UVLO signal of both VCCHS and VCCLS will clear the watchdog, otherwise, a fault will be reported. To select this input, bitfield in WD_INSEL has to be set accordingly.
- **Status register SPI read action**: in this configuration, the watchdog resets every time the FAULT_ST status register is read via a SPI command. In this way, it checks that the MCU is active and that the SPI communication is working adequately.

The general purpose watchdog timer needs to be enabled via WD_EN bitfield. Watchdog period programmed din WD_TIMER_T.

Brake on General Purpose Watchdog Fault

The general purpose watchdog timer can be configured to trigger a brake event when the comparator trips. This is activated in bitfield WD_BRAKE and is only possible to the conditions, when either 'EN_DRV' or 'Status register read' are chosen as input. The brake event can be configured to either brake the motor by shorting all high side MOSFETs, all low side MOSFETs, alternate between those options or set all MOSFETs to high Z. This is explained in more detail in sections 3.2.6 and 6. This is configured in bitfields BRAKE_CFG in PWM_CFG register.

3.8.3 Locked-Rotor Protection Watchdog Timer

MOTIX[™] 6EDL7141 provides a locked or stalled rotor protection function by integrating a dedicated watchdog timer. The rotor locked watchdog timer inputs are the 3 Hall sensor signals (INLA, INLB and INLC). Therefore, this protection is only possible when using Hall sensor based control schemes or 1PWM modes.

Locked or stalled rotor can occur in the event of a mechanical malfunction or excessive load torque that causes the motor to stop rotating while enabled. The locked rotor function can be enabled by setting the bitfield WD_RLOCK_EN to b'01.

A locked rotor condition is detected if the Hall pattern is maintained for t_{LOCKED} period. The t_{LOCKED} time is configured via SPI (bitfield WD_RLOCK_T).

In order to increase robustness, an especial case of rotor locked detection is implemented. In some cases, the motor stalls in a position in which the Hall sensors can still provide a cyclic or repeated toggling. In some cases vibration or bending of the motor can cause this effect, in other cases, the Hall sensors get stalled close to the magnets. 6EDL7141 detects this condition as rotor locked. An example is of such Hall sensor inputs sequence that would report a fault is the following:

100, 101, 100, 101, 100, 101,

As soon as the locked rotor condition is detected, the device sets bitfields WD_FLT and RLOCK_FLT of the FAULT_ST register to b'01. Upon detection of locked rotor condition the device enters high impedance state (high Z). Additionally, nFAULT pin will be pulled down. An MCU can read this signal and request a status update to the device or execute other corrective actions.

Hall Sensor Malfunction

In case of Hall sensor failure, the rotor locked protection can help to bring the motor to a safe state. The malfunction of 2 or 3 Hall sensors will cause a rotor lock fault in 6EDL7141, however, a single Hall sensor failure cannot be detected as malfunction and does not trigger a fault.



The rotor locked condition can be reset by toggling EN_DRV (switch off and on again).

Hall Comparators when PWM Signals are on Hold

If the PWM input signals generated by the controller stop switching while the rotor locked protection is enabled, 6EDL7141 will recognize this as a failure and it will trigger the rotor locked protection after t_{LOCKED} period. In case this behavior is not desired, the user code in the controller that stopped the PWM switching must be preceded by a command (SPI) to disable the rotor locked protection.

3.9 Multi-Function Pins

3.9.1 EN_DRV Pin

The pin EN_DRV has two different functionalities that can work simultaneously:

- 1. To start the charge pump operation and finally enable gate drivers and current sense amplifiers when pulled high: EN_DRV> V_EN_DRV_TH (see Electrical Characteristics table)
- 2. As watchdog clock input. This clock signal can be generated by the microcontroller in the system and permits MOTIX™ 6EDL7141 to detect whether the microcontroller is generating the correct signal, and therefore to detect if the controller is working properly or not (e.g. software failure), increasing robustness of the whole system. In case the clock signal is not present or the period of this clock is outside of 10% of the expected value (see Electrical Characteristics table), the watchdog of 6EDL7141 will implement a pre-programmed action (More details in section 3.6.8.3).

In case both functions are used simultaneously, the microcontroller can use 2 GPIOs, one for EN_DRV (GPIO) and one for the clock generation (GPIO or PWM signal for example). The analog summation of those two signals is decoded inside 6EDL7141. Figure 49 describes the connections and electrical signals in such configuration.




Figure 49 Usage of EN_DRV pin for both enabling driver stage and decoding of watchdog clock signal



3.9.2 **VSENSE/nBRAKE Pin**

Pin VSENSE/nBRAKE supports 2 different functionalities:

- 1. During start-up, 6EDL7141 reads the resistor value connected to pin VSENSE/nBRAKE. Depending on the reading, 6EDL7141 selects the DVDD set point to either 3.3V or 5V. After the value is read, the device will startup DVDD with the target DVDD set point.
- 2. During normal operation (after UVLO DVDD is released), the pin is an input (inverted logic) that can be pulled down (e.g.) by the MCU to initiate a brake event, bringing the motor to a standstill in a controlled way. If the pin is set high, the PWM signals propagate normally to the outputs.


3.9.3 CS_GAIN/AZ Pin

CS_GAIN/AZ pin implements two different functionalities:

- 1. During start-up, the resistor connected to this pin is read leading to the configuration of the current sense amplifier gain. This is explained in detail in section 3.6.6.
- 2. Simultaneously, during normal operation, the pin can be used as an input to enable the external Auto-Zero functionality described in 3.6.8.

In order to avoid affecting the analog programming of the current sense amplifiers gain via an external resistor, the MCU is recommended to be connected to the CS_GAIN pin with a series diode. In this way when DVDD is still not at the final target value, the MCU output circuitry will not load the CS GAIN pin leading to a wrong programming of the amplifier's gain. This proposed circuit is shown in Figure 50.

If digital programming of the current sense amplifier gain is desired, Rcs GAIN is not needed and the diode can be excluded from the circuit as well.



CS_GAIN/AZ multifunction pin usage example: one as CSAMP gain setting via resistor Figure 50 reading during start-up, two as external Auto-Zero function where MCU decides when to Auto-Zero CSAMP.

The internal pull up in the MCU side depends on the specific microcontroller. Some microcontrollers Note:

might not offer enough pull up capability and an external pull up resistor might be required as shown.



3.10 ADC Module-Analog to Digital Converter

MOTIX[™] 6EDL7141 integrates an ADC based on SAR architecture with 7 bits resolution. This ADC can be used to do redundant measurements to those executed in the MCU or to measure gate driver related voltages. The MCU can request the results of these internal measurements via SPI reads of ADC_ST register. The ADC can measure following inputs during ACTIVE mode:

- Automatically in ADC conversion sequence:
 - o On die **temperature** sensor (see 3.10.2)
 - o **PVDD:** supply voltage
 - o **VCCLS:** low side gate driver supply
 - o **VCCHS:** high side gate driver supply
- Other (on demand) conversion inputs selected via bitfield ADC_OD_INSEL:
 - o IDIGITAL: device digital section current consumption
 - o **DVDD:** linear regulator output voltage
 - VDDB: buck converter output voltage

Those ADC inputs are continuously converted in sequence. After each conversion is finished, the result of the conversion can be processed through integrated digital filters. These are moving average filters with configurable number of samples. PVDD uses a dedicated filter (ADC_FILT_CFG_PVDD) while the rest share a second filter (ADC_FILT_CFG). The complete architecture of the ADC module is depicted in Figure 51.




Figure 51 ADC module block diagram

Table 16 summarizes the ADC inputs characteristic including the scaling factors. These scaling factors can be used by a MCU to calculate back the real analog values in volts, amperes or degree Celsius.



Table 16 ADC measurements overview

Measurement	On demand conversion	Bitfield	Filter - register	Scaling factor
PVDD	N	PVDD_VAL	ADC_FILT_CF G_PVDD	$= (0.581 * PVDD_{VAL} + 5.52) V$
Temperature	N	TEMP_VAL	ADC_FILT_CF G	$= (2 * TEMP_VAL - 94)^{\circ}C$
VCCLS	N	VCCLS_VAL	ADC_FILT_CF G	$= VCCLS_VAL * \frac{16}{127}V$
VCCHS	N	VCCHS_VAL	ADC_FILT_CF G	$= VCCHS_VAL * \frac{16}{127}V$
Device current (I _{PVDD})	Υ	ADC_OD_VAL	ADC_FILT_CF G	$= (0.24 * ADC_OD_VAL)mA$
DVDD	Υ	ADC_OD_VAL	ADC_FILT_CF G	$= ADC_OD_VAL * \frac{DVDD_{TARGET}}{127} V$
VDDB	Υ	ADC_OD_VAL	ADC_FILT_CF G	$= ADC_OD_VAL * \frac{VDDB_{TARGET}}{127} V$

For example, if DVDD voltage is the desired parameter, the MCU will read via SPI register ADC_OD_VAL. For example let's assume DVDD is set to be 3.3V and that the reading was 0x78=120 decimal value. The MCU or the user reading for example via a GUI, can calculate following:

$$DVDD = ADC_OD_VAL * \frac{3.3V}{27} = 120 * \frac{3.3V}{127} = 3.118V$$
 (7)

3.10.1 ADC Measurement Sequencing and On Demand Conversion

In ACTIVE state, the ADC converts repeatedly in loop the following sequence of 6 measurements:

- 1. PVDD
- 2. Temperature sensor
- 3. PVDD
- 4. VCCLS
- 5. PVDD
- 6. VCCHS

This is shown in Figure 52. Results of those conversions will be placed in the dedicated result registers that can be read via SPI by the MCU.PVDD result is reported in SUPPLY_ST register, VCCLS and VCCHS are reported in register CP_ST and the temperature measurement is reported in register TEMP_ST.

Additional to the standard sequence, the user can select to have other signals converted on demand. Any of this "on demand" conversion inputs, can be injected once in the standard sequence. This is done by selecting the signal to be converted in bitfield ADC_OD_INSEL, and setting to '1' the request bitfield ADC_OD_REQ.

Note:

The write of ADC_CFG bitfields must happen in a single SPI write. A write to a single bitfield will overwrite the rest to the default value, so the full desired register value must be given in a single write or via read-modify-write sequence.

If an on demand conversion is requested, the ADC waits to finish (End Of Conversion) any running conversion. Then the requested on demand conversion is started. When the on demand conversion is finished, bitfield ADC_OD_RDY is set. The MCU can poll this bitfield to make sure the result register contains newest value of the



requested conversion. The result of the on demand conversion is located in bitfield ADC_OD_VAL and the sequence continuous right where it was interrupted after the EOC of the on demand conversion. This is illustrated in Figure 52.




Figure 52 ADC sequencing and interruption by extended conversion request of VDDB signal

3.10.2 Die Temperature Sensor

An especially useful ADC measurement is the temperature of the die. MOTIX™ 6EDL7141 integrates a temperature sensor that is sampled by the integrated ADC. The temperature of the device can be read via SPI by accessing bitfield TEMP_VAL in TEMP_ST register. The value is measured with a resolution of 2 degrees Celsius. Additionally, over-temperature warning and faults are implemented. In register SENSOR_CFG (OTS_DIS), the over-temperature shut down protection can be disabled. The threshold values are provided in Table 7. The occurrence of these faults can be detected by reading bitfields OTW_FLT and OTS_FLT. According to Table 16, an example reading of 0x4A = 74 would convert into:

$$Temperature = TEMP_VAL * 2°C - 94°C = 74 * 2°C - 94°C = 54°C$$
 (8)

Datasheet

Device Start-Up



4 Device Start-Up

The device start-up can be divided in two main periods:

- **Power supply start-up**: initiated by CE > , < V_{CE_TH_R} leads to ramp up of VDDB and DVDD rails.
- **Gate Driver and CSAMP start-up**: begins with EN_DRV rise and results in charge pumps ramp up and current sense amplifiers activation

4.1 Power Supply Start-Up

Given a steady battery supply voltage (PVDD), the input pin CE will control the start-up of the power supply system. Figure 53 shows graphically the ramp up of buck converter voltage once CE voltage goes above $V_{CE_TH_R}$ value. If external filter capacitor is too large, the ramp up time might be exceeding the values provided in Table 7 ($t_{VDDB_SFT_START}$). The integrated watchdog can be enabled to monitor and debug the start-up of VDDB, DVDD or charge pumps.

Soft-start for the buck converter is automatically implemented using an integrated DAC for generating the target reference. Once VDDB has reached its UVLO voltage, analog programming starts. This initiates a period of t_{AN_T} duration in which the external resistors in CS_GAIN/AZ and VSENSE/nBRAKE pins are read internally. The analog programming of these two functions can be disabled by user via OTP programming, therefore reducing the startup time.

After these analog programming period(s) have elapsed, another OTP programmable delay (DVDD_TON_DELAY) is inserted ($t_{DVDD_TON_DLY}$) before the DVDD voltage starts ramping up. Longer delays allow the buck converter voltage to stabilize before the DVDD starts charging. If faster start-up time is required, the delay can be shortened taking into consideration the buck output voltage and the external components used (L_{BUCK} , C_{BUCK}). DVDD will ramp up in a configurable time (DVDD_SFTSTART). Tuning of this value can help ensuring proper startup.

4.2 Gate Driver and CSAMP Start-up

Once DVDD is up and stable, the microcontroller can enable the gate driver. EN_DRV pin needs to be set above $V_{EN_DRV_TH}$ value to enable the driver section. Before this, no PWM signal will transfer to the gate of the MOSFETs. Once EN_DRV is set above $V_{EN_DRV_TH}$, both low side and high side charge pumps ramp up to the target value PVCC. This time will depend on the different configurations (capacitors, charge pump frequency, PVCC voltage) as explained in 3.4.

The high side charge pump will start after enough voltage is built in the low side charge pump. After both high side and low side charge pumps UVLOs are reached, the PWM path is activated and the gate driver can output signals to the power MOSFET.

Note:

Depending on timing of PWM send to inputs and charge pump capacitor values, the gate driver could start driving the MOSFETs while the charge pumps are not fully at target voltage if the PWM signal is activated early. User can delay the start of PWM signals until charge pumps are fully charged if this is required.

Device Start-Up






Figure 53 Start-up behavior of supply voltages at steady PVDD supply. EN_DRV and CE_EN functionality. DVDD_SFTSTRT is an SPI programmable parameter

If CE is generated from PVDD, for example via a voltage divider as shown in Figure 62, the start-up behavior will follow approximately the one in Figure 54 or similar. In such case, it is important to notice that the device will not start – i.e. the buck converter will not start switching- until both PVDD UVLO is released and the CE rising voltage thresholds ($V_{CE_TH_R}$) are crossed, as can be seen in flowchart in Figure 55. The order of CE and PVDD can swap with similar results.

Device Start-Up






Figure 54 Start-up behavior detail when PVDD is ramping up and CE is created with a voltage divider from PVDD. Device will only turn on after events 1 and 2 occur, starting up the buck converter controller

82



5 Device Functional States

The functionality of the device is governed by a state machine. A flowchart of this state machine is shown in Figure 55.




Figure 55 Flowchart diagram for power states of device

Datasheet

Device Functional States



Four main modes can be considered for 6EDL7141: OFF_STATE, START_UP, STANDBY and ACTIVE. States are described as following:

- **DEV_OFF** This state is the default state when in reset.
- **POWER_START_UP, OTP_READ** In this state voltage in PVDD is ramping up and checked by the device. Once ok, the OTP memory is read. This is done before enabling any further blocks to ensure configuration is known. If a fault is signaled by the OTP block then the STOP state will be entered.
- **BUCK_START** The buck converter is enabled in this state and the VDDB needs to be correct before leaving this state. If the VDDB has not reached the target voltage in a certain time, then the buck will be shut down and the device set in the STOP state.

VSENSE_READ / CS_GAIN_READ - The device will optionally (programmable) sense pins like VSENSE and CS_GAIN for checking parameters to be programmed. If the register CS_GAIN_ANA is set to '0' then the CS gain will be set by the register CS_GAIN. Otherwise, if CS_GAIN_ANA is set to '1', the analogue programming is enabled.

- **DVDD_START** at this point, once the buck converter output is stable, the linear voltage regulator for DVDD is ramped up according the start-up delay and soft start programming. At the end of this state, DVDD is at target voltage and stable. With this, the start-up procedure of the device finishes and enters a wait state until EN_DRV signal arrives from a microcontroller for example. This will start the standby section.
- **CHARGE_PUMP_START** The charge pumps are enabled. If target voltages are reached, the device moves to DEV_ACTIVE.
- **DEV_ACTIVE** (or ACTIVE state) In this state the driver is ready to be used. The PWM path is enabled. If EN_DRV signal goes low during active the device turns off both charge pumps and disables the PWM path by going into the STANDBY section.
- **DVDD_STOP** This state is entered from states after DVDD has been powered and DVDD rail fails. Device stops operation and requires a CE toggle or power cycle to restart. Buck converter and ADC remains active.
- **STOP** If this state is entered it is because a serious fault with either the buck converter DVDD start-up. The device will not operate until a power cycle or EN_DRV toggle takes place. SPI cannot be used during this state.

Protections and Faults Handling



6 Protections and Faults Handling

MOTIX[™] 6EDL7141 contains an extensive number of protections. These are:

- Over-Current Protections (OCP) for:
 - o DVDD linear regulator
 - Buck converter
 - Motor leg shunt OCP
- Under-Voltage Lock Out (UVLO) protection for:
 - Gate driver supply voltage both high side and low side drivers
 - Supply voltage PVDD
 - DVDD linear regulator output voltage
 - Buck converter output voltage
- DVDD linear regulator Over Voltage Lock Out (OVLO) protections
- Rotor locked detection based on Hall sensor inputs
- Configurable watchdog
- Over-Temperature Shutdown (OTS) and Warning (OTW)
- OTP memory fault.

An arbitration state machine, takes all the fault inputs from the specific fault blocks and decides which fault needs to be serviced first in case several faults occur at same time (same clock cycle). Once a fault is acknowledged, the system takes the specific action as shown in Table 17 and the arbitration round stops until the fault is cleared.

The state machine is split in two main independent arbitration sections:

- **Supply faults** (B0 to B4). B0 is highest priority.
- Other faults (F0 to F7). The fault that happens first will be dealt first and others will be ignored until this fault is removed. If more than one fault happens at the same time, then the one with the highest priority will be processed. F0 is highest priority.

The resultant actions from both sections are OR'ed on nFAULT.

Otherwise if not latched, when the condition for the fault is released, the fault status is held, but the action will stop.

Additionally to any possible actions like switching off PWM signal, status bits will be updated to inform the MCU of any warning or/and fault occurrence. This is done regardless of priority and those status bits can be read via SPI commands by the microcontroller in the system.

Note:

It is highly recommended to understand faults reason by reading the status registers and clear faults as soon as they occur so new events can be captured. This is done by writing register FAULTS_CLR via SPI interface

Following registers provide information on the status of the device faults:

- FAULT_ST: holds most of functional related faults. A fault might be triggered only after a number of events of a malfunction. Status will immediately record the event information.
- TEMP_ST: provides status on temperature warning and the temperature reading itself
- SUPPLY_ST: reports on status of all supplies UVLO/OVLO and OCPs
- FUNC_ST: status of OCP faults for each of current sense amplifiers, Hall sensors, wrong hall pattern.

Datasheet



Protections and Faults Handling

• OTP_ST: programming and reading of OTP related faults

In order to clear faults the user has to write via SPI the bitfield CLR_FAULTS in FAULTS_CLR register. However, to clear a latched fault, a write to CLR_LATCH register is required.

If 'Motor leg shunt OCP' fault is programmed to be latched the fault cannot be cleared until:

• If in OCP counting mode (8, 16 periods) there is one whole PWM period without an OCP event or STANDBY state is entered.

86

• If in immediate trigger mode then it can be cleared after the fault is gone.



Table 17 Faults and protections table – lower number means higher priority

Name	Description	Programma bility	Latched	nFAULT report	Active State	Prio	Action(s)
VCCLS UVLO	Charge pump low side UVLO fault	-	N	Υ	DEV_ ACTIVE	F1&2 (shar ed)	Gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to R _{GS_PD_WEAK} and R _{GS_PD_STRONG} as shown in Figure 65.
VCCHS UVLO	Charge pump high side UVLO fault	-	N	Υ	DEV_ ACTIVE	F1&2 (shar ed)	Gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to $R_{\text{GS_PD_WEAK}}$ and $R_{\text{GS_PD_STRONG}}$ as shown in Figure 65.
DVDD OVLO	DVDD OVLO fault	-	N	Υ	DEV_ACTIVE	B1	No action. MCU to perform action
DVDD OCP	DVDD OCP fault	Threshold level	N	Υ	DEV_ACTIVE	В3	No action. MCU to perform action
DVDD UVLO	DVDD UVLO fault	-	N(require s power cycle-CE toggle)	Y (howeve r is nFAULT supplied by DVDD)	All states after BUCK_ START	B0 and F0	 Gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. Note: the behavior can be interrupted depending on DVDD as logic is supplied by it. After that, gate signals are pulling down according to R_{GS_PD_WEAK} and R_{GS_PD_STRONG} as shown in Figure 65. These are always active. Waits for power cycle (CE pin low and high) Buck converter continues operation When DVDD UVLO happens the functional state machine changes from DEV_ACTIVE to DVDD_STOP. Please refer to section 5 for details. From the application perspective, this fault is highest priority. Requires a power cycle (CE toggle)
BUCK OCP	Buck Converter Over Current Protection	-	N	Υ	All states after DVDD ok (after Standby)-Fault blanked during charge pump start	B2	No action. MCU to perform action. Protection is blanked during start-up of charge pumps

MOTIX[™] 6EDL7141

Datasheet



Name	Description	Programma bility	Latched	nFAULT report	Active State	Prio	Action(s)
Motor leg shunt OCP [2:0]	Current sense amplifier Over Current Protection for each phase	Threshold level, count on number of trips, reaction, PWM truncation	Program mable- Latched if brake on OCP is active	Y	DEV_ ACTIVE	F4	 PWM truncation if configured. If fault is configured as "Latched" then: gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to R_{GS_PD_WEAK} and R_{GS_PD_STRONG} as shown in Figure 65. Brake as defined in PWM_CFG register when CS_OCP_BRAKE register enabled. Fault latched if braking active
Locked rotor	Locked rotor watchdog overflow	Timing	Υ	Υ	DEV_ ACTIVE	F5	 Gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to R_{GS_PD_WEAK} and R_{GS_PD_STRONG} as shown in Figure 65. Requires toggle of EN_DRV to re-start normal operation again
Watch dog timers	Watchdog timer overflow. Several inputs programmable	Timing, reaction. Depending on input	Program mable- Latched if brake on watchdog fault is enabled	Y (with input EN_DRV only, otherwis e not)	Depending on input, either START UP or DEV_ACTIVE	F6	 If input selection is: EN_DRV - gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to R_{GS_PD_WEAK} and R_{GS_PD_STRONG} as shown in Figure 65. Buck input- No action required from user or device. If charge pump input - nFAULT reported. Driver won't start-up. Others: brake as defined in PWM_CFG register when WD_BRAKE register enabled. Always latched if braked enabled
OTS	Over Temperature Shutdown	-	Y	Y	DEV_ ACTIVE	F3	Gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to R _{GS_PD_WEAK} and R _{GS_PD_STRONG} as shown in Figure 65.
OTW	Over Temperature Warning	-	N	N (only status register report)	DEV_ ACTIVE	F8	No action. MCU to perform action

MOTIX[™] 6EDL7141

Datasheet



Name	Description	Programma bility	Latched	nFAULT report	Active State	Prio	Action(s)
OTP Fault	OTP read fault or OTP user programming error	-	Υ	Υ	All states	F7	Gate signals (GHx, GLx) pulled down according to configured gate driver slew rate. After that, gate signals are pulling down according to $R_{\text{GS_PD_WEAK}}$ and $R_{\text{GS_PD_STRONG}}$ as shown in Figure 65.

Device Programming-OTP and SPI interface



7 Device Programming-OTP and SPI interface

MOTIX[™] 6EDL7141 includes some smart features that can be programmed by user. The configuration of those features, including gain of amplifiers, driving voltage for gate drivers or fault reactions, is stored in registers while the device is active. The configuration of those functions can be changed during run time operation via SPI commands. These registers are volatile memory cells and therefore, its information will be lost every time the power supply is removed from the device.

For this reason, 6EDL7141 integrates an OTP NVM (One Time Programmable Non-Volatile Memory), that stores a given default configuration even when power supply is not available. Initially the device is programmed with the default register settings provided in section 8. During startup phase of the device (see state machine flowchart in Figure 55), the configuration in the OTP will be copied or mirrored into the volatile registers. These registers are the ones that govern the actual behavior of the device. This is shown in Figure 56.




Figure 56 Programming overview

In case the default ("out of the fab") configuration of the device stored in OTP is not the desired one, the designer can select a different configuration for its application and store it indefinitely in the OTP memory (hard-copy). See section 7.1.1 for detailed programming procedure. This action can be done only once. A second write to the OTP is not possible. However, configurations can be overwritten on volatile registers after start-up via SPI commands as mentioned above.

The user configuration can be tracked thanks to a software ID bitfield -USER_ID- located in OTP_PROG register.

Note:

It is therefore recommended that every writing action to the registers in 6EDL7141 is followed by a confirmation read to ensure that written and read data in registers match and thus confirming correct programming.

7.1.1 OTP User Programming Procedure: Loading Custom Default Values

MOTIX[™] 6EDL7141 OTP is used for user configuration storage. The OTP module implements a double error correction, plus one additional error detection when programming it.

Datasheet



Device Programming-OTP and SPI interface

OTP programming must only occur in a controlled environment. This requires the user to ensure that programming happens at the correct supply voltage, this is PVDD> PVDD_{OTP PROG}. Also the temperature must be below T_{OTP PROG}. Internally both parameters are monitored. This means that if programming is attempted outside of these parameters it will be blocked. If this occurs, then bitfield OTP_PROG_BLOCK will be set to '1' to indicate that one of the parameter is outside of the required range. Default values (as given in bold in section 8.2) will be used after start-up in such situation. Further programming attempts are possible. OTP_PROG_BLOCK will be reset either when the programming finishes successfully or after a power down.

Following programming steps should be performed to write OTP with a specific configuration:

- 1. Start device into STANDBY mode (EN_DRV< V_EN_DRV_TH)
- 2. Write registers to the desired default values via SPI write commands
- 3. Program these values into OTP using OTP_PROG bitfield
 - a. If the temperature is higher than T_{OTP PROG} or PVDD < PVDD_{OTP PROG}, then programming does not start and OTP_PROG_BLOCK is set to '1'. Conditions might be modified and the programming can be attempted again. If the programming fails twice, the device will be blocked signaled by OTP_USED=b'1, OTP_PASS = b'0
 - b. If temperature and PVDD values are in range, programming starts, copying register parameters into the OTP memory. This can only be done once.
- 4. (Recommended) Check if OTP programming succeeded via bitfields OTP_USED and OTP_PASS or OTP PROG FAIL:
 - a. If the programming of the OTP failed, then the device will be locked until a power cycle (CE pin pulled down and up) takes place. Signaled by OTP_USED=b'1 and OTP_PASS = b'0 or simply OTP_PROG_FAIL =b'1. Further programming of OTP is not possible. Memory content is considered corrupted and therefore the part should be discarded.
 - b. If programming succeeded, then normal function will continue. This is signaled by OTP_USED = b'01 and OTP_PASS = b'01 or simply OTP_PROG_FAIL = b'0. It is recommended to perform a power cycle (CE pin pulled down and up) for new values to take effect after a successful programming

Trying to write an already programmed OTP will be ignored. The OTP status is summarized in Table 18

OTP programming status Table 18

Device status	OTP_ USED	OTP_ PASS	OTP_PROG _BLOCK	OTP_PROG_FA IL	Status Description
Non-programmed device	0	0	0	0	Default values used
Successful programming of OTP	1	1	Х	X	User programming was successful. Upon start-up, the newly programmed default values will be loaded into registers for custom configuration
Programming blocked due to PVDD or temperature conditions	0	0	1	0	Part can be reprogrammed once condition are within limits
Programming started but failed during operation due to PVDD or temperature conditions	1	0	1	1	Part must be discarded
Programming started but failed due to OTP issue	1	0	0	1	Part must be discarded



Device Programming-OTP and SPI interface

An OTP programming failure (wrong copy of registers into OTP memory) will force the device to enter STOP state during read out (see Figure 55). In such case, the fault is reported on nFAULT pin The microcontroller, once informed about the fault, can request 6EDL7141 to provide status of memory by reading bitfields OTP_USED, OTP_PASS, or OTP_PROG_FAIL, and OTP_PROG_BLOCK..

If the user chooses to program OTP during start-up of the microcontroller software, this should check each time that OTP_USED = b'01 before programming again. Otherwise incorrect programming could occur.

7.1.2 SPI Communication

All communication between 6EDL7141 and an external microcontroller happens through an integrated SPI interface. This module is used to program the configuration registers and therefore to command the device for example to change settings or program OTP memory.

SPI module is based on a 4-pin configuration. Data sampling happens during the falling edge of the SPI clock signal. All communication happens in a 24 bit length shift register.

- 7 bit address
- 16 bit data byte
- 1 bit command

Data is shifted in with MSB first.

Two commands are defined:

- 1 Register write
- 0 Register read

Figure 57 and Figure 58 show respectively write and read operations with SPI interface.




Figure 57 SPI write operation



Device Programming-OTP and SPI interface




Figure 58 SPI read operation

7.1.2.1 SPI Communication Example

If for example, user wants to write new values TDRIVE1 = 50ns (0x01) and TDRIVE2 = 2540ns (0xFE), to register TDRIVE_SRC_CFG (address 0x19), then the content of the register needs to be 0xFE01 by collating TDRIVE2 and TDRIVE1 values. The microcontroller then needs to write following command in the SPI bus (SDI signal) once nSCS signal is pulled down:

Binary: b 1001 1001 1111 1110 0000 0001

Hexadecimal: 0x99 FE 01

If after write, a read is necessary, the following sequence must be applied by the microcontroller. This will read TDRIVE_SRC_CFG register by writing SDI signal:

Binary: b 0001 1001 ---- ----

Hexadecimal: 0x19 -- --

Register Map



<2024-03-22>

8 Register Map

Table 19 shows a complete list of registers in MOTIX[™] 6EDL7141 accessible via SPI interface. Registers are explained in detail in this section.

Table 19 Register map overview

Short Name	Long Name	Offset Address	Page Link
FAULT_ST	Fault and warning status	00н	98
TEMP_ST	Temperature status	01н	99
SUPPLY_ST	Power supply status	02н	100
FUNC_ST	Functional status	03н	101
OTP_ST	OTP status	04н	102
ADC_ST	ADC status	05н	103
CP_ST	Charge pumps status	06	103
DEVICE_ID	Device ID	07н	104
FAULTS_CLR	Fault clear	10н	104
SUPPLY_CFG	Power supply configuration	11н	105
ADC_CFG	ADC configuration	12н	107
PWM_CFG	PWM configuration	13н	108
SENSOR_CFG	Sensor configuration	14н	109
WD_CFG	Watchdog configuration	15н	110
WD_CFG2	Watchdog configuration 2	16н	111
IDRIVE_CFG	Gate driver current configuration	17н	112
IDRIVE_PRE_CFG	Pre-charge gate driver current configuration	18н	113
TDRIVE_SRC_CFG	Gate driver sourcing timing configuration	19н	114
TDRIVE_SINK_CFG	Gate driver sinking timing configuration	1Ан	115
DT_CFG	Dead time configuration	1Вн	117
CP_CFG	Charge pump configuration	1Сн	117
CSAMP_CFG	Current sense amplifier configuration	1Dн	118
CSAMP_CFG2	Current sense amplifier configuration 2	1Ен	120
OTP_PROG	OTP program	1F	122

8.1 Device Programmability

The programmable registers in 6EDL7141 can be programmed at any time after SPI interface is active, however, some of the bitfield changes will not have an effect until certain conditions occur. This is to protect from wrong behaviors or to avoid glitches in the operation. Three categories are defined:

- 1. **Always** programmable: programming these bitfields will have an effect immediately after programming in any state of the device. The effect can be synchronized with PWM or braking events for some cases.
- 2. **Standby** programmable: programming these bitfields will have an effect only when EN_DRV level is low. If programmed when EN_DRV is high, the register will show the new value, but effect will not be applied until

Datasheet



Register Map

EN_DRV is pulled down. This is to avoid system malfunctions. Therefore these registers are recommended to be programmed before EN_DRV is activated.

3. **OTP only**: programming these bitfields will have an effect only if programmed in OTP and after device new power up (PVDD). These are settings affecting the start-up of the device, namely bitfields whose effect takes place even before DVDD ramps up, therefore must be burned into OTP to be effective on next power up.

As an example, if during ACTIVE state a write happens to a 'Standby' value, the value will be written and reads to this register will return the written value, however, the value is not (shadow) transferred to actual effective register until the device state machine goes into STANDBY state.

Table 20 provides a categorization for every configuration of the device ('w' type bitfield)

Table 20 Register programmability

Register Name	Bitfield Name	Programmability		
SUPPLY_CFG	PVCC_SETPT	Standby		
	CS_REF_CFG	Standby		
	DVDD_OCP_CFG	Always		
	DVDD_SFTSTRT	OTP only		
	DVDD_SETPT	OTP only		
	BK_FREQ	Standby		
	DVDD_TON_DELAY	OTP only		
	CP_PRE_CHARGE_EN	Standby		
ADC_CFG	ADC_OD_REQ	Always – no OTP field, just register		
	ADC_OD_INSEL	Always – no OTP field, just register		
	ADC_EN_FILT	Always – no OTP field, just register		
	ADC_FILT_CFG	Always		
	ADC_FILT_CFG_PVDD	Always		
PWM_CFG	PWM_MODE	Standby		
	PWM_FREEW_CFG	Always		
	BRAKE_CFG	Always		
	PWM_RECIRC	Standby		
SENSOR_CFG	HALL_DEGLITCH	Always		
	OTS_DIS	Always		
	CS_TMODE	Always		
WD_CFG	WD_EN	Standby		
	WD_INSEL	Standby		
	WD_FLTCFG	Standby		
	WD_TIMER_T	Standby		
WD_CFG2	WD_BRAKE	Standby		
	WD_EN_LATCH	Standby		
	WD_DVDD_RSTRT_ATT	Standby		
	WD_DVDD_RSTRT_DLY	Standby		
	WD_RLOCK_EN	Always		
	WD_RLOCK_T	Always		

MOTIX[™] 6EDL7141







Register Name	Bitfield Name	Programmability			
	WD_BK_DIS	OTP only			
IDRIVE_CFG	IHS_SRC	Always			
	IHS_SNK	Always			
	ILS_SRC	Always			
	ILS_SNK	Always			
IDRIVE_PRE_CFG	I_PRE_SRC	Always			
	I_PRE_SNK	Always			
	I_PRE_EN	Always			
TDRIVE_SRC_CFG	TDRIVE1	Always			
	TDRIVE2	Always			
TDRIVE_SINK_CFG	TDRIVE3	Always			
	TDRIVE4	Always			
DT_CFG	DT_RISE	Always			
	DT_FALL	Always			
CP_CFG	CP_CLK_CFG	Always			
	CP_CLK_SS_DIS	Standby			
CSAMP_CFG	CS_GAIN	Always – recommended to stop PWM first			
	CS_GAIN_ANA	Standby (change to digital mode)- change to analog mode only possible if written in OTP followed by power cycle			
	CS_EN	Always			
	CS_BLANK	Always – recommended to stop PWM first			
	CS_EN_DCCAL	Standby			
	CS_OCP_DEGLITCH	Standby			
	CS_OCPFLT_CFG	Standby			
CSAMP_CFG2	CS_OCP_PTHR	Always			
	CS_OCP_NTHR	Always			
	CS_OCP_LATCH	Standby			
	CS_MODE	Standby			
	CS_OCP_BRAKE	Standby			
	CS_TRUNC_DIS	Always			
	VREF_INSEL	Standby			
	CS_AZ_CFG	Always			
	CS_NEG_OCP_DIS	Always			
OTP_PROG	OTP_PROG	Standby (programming of OTP only in Standby)			
	USER_ID	Always			

96

MOTIX[™] 6EDL7141

Datasheet



Register Map

Table 21 Register read/write coding description

Code	Access type	Description
res	No access	Reserved
r	Read	Read only. A write produces no action
rw	Read/Write	Read or write by user
W	Write	Write only. A read returns 0

Register Map



8.2 Register Map

Faults Status Register

If the status of one of the bits switches to value b'1, the corresponding fault/warning has occurred. To clear the fault use the clear faults bit in the FAULTS_CLR register

FAULT_ST Address: 00_{H} Reset Value: 0000_{H} 7 15 14 13 12 11 10 9 8 6 5 4 3 2 1 0 DVDD DVDD BK_OCP DVDD_ OTP_ WD_{-} RLOCK OTW_ OTS_ OCP_ CP_ FLT 0 UV_ CS_OCP_FLT FLT FLT _FLT **FLT** FLT _FLT OV_FLT FLT **FLT** res

Field	Bits	Type	Description
CS_OCP_FL T	2:0	r	Current sense amplifier OCP fault status OCP (shunt amplifier OCP) fault status bXX0: No fault on phase A bXX1: Fault on phase A bX0X: No Fault on phase B bX1X: Fault on phase B b0XX: No Fault on phase C b1XX: Fault on phase C
CP_FLT	3	r	Charge pumps fault status Charge pump low side and high side combined fault status b0: No fault has occurred b1: A fault has occurred
DVDD_OCP_ FLT	4	r	DVDD OCP (Over-Current Protection) fault status DVDD linear voltage regulator Over-Current-Protection fault status b0: No fault has occurred b1: A fault has occurred
DVDD_UV_F LT	5	r	DVDD UVLO (Under-Voltage Lock-Out) fault status DVDD UVLO fault status b0: No fault has occurred b1: A fault has occurred
DVDD_OV_F LT	6	r	DVDD OVLO (Over-Voltage Lock-Out)fault status DVDD OVLO fault status b0: No fault has occurred b1: A fault has occurred
BK_OCP_FL T	7	r	Buck OCP fault status Buck Over-Current-Protection fault status b0: No fault has occurred b1: A fault has occurred

98

Datasheet



Register Map

OTS_FLT	8	r	Over-temperature shutdown fault status Over temperature shutdown event status b0: No fault has occurred b1: A fault has occurred
OTW_FLT	9	r	Over-temperature warning status Over temperature warning signal status b0: No warning signal has occurred b1: A warning signal has occurred
RLOCK_FLT	10	r	Locked rotor fault status Locked Rotor fault status using hall sensors b0: No fault has occurred b1: A fault has occurred
WD_FLT	11	r	Watchdog fault status Watchdog status b0: No fault has occurred b1: A fault has occurred
OTP_FLT	12	r	OTP status OTP (One Time Programmable) memory fault status b0: No fault has occurred b1: A fault has occurred
0	15:13	res	Reserved A read always returns 0

Temperature Status Register

This register contains the temperature value for the MCU to be read

TEMP_ST Address: 01_{H} Reset Value: 0000_{H} 15 14 13 12 11 10 8 7 5 3 2 1 0 6 TEMP_VAL 0

res

Field	Bits	Туре	Description
TEMP_VAL	6:0	r	Temperature reading Temperature value in step of 2 degrees b000000: -94 degrees Celsius every 2 degrees Celsius b111111: 160 degrees Celsius
0	15:7	res	Reserved A read always returns 0

Datasheet

Register Map



Power Supply Status Register

This registers contains status of power supply related blocks

SUPPLY_ST Address: 02н **Power Supply Status** Reset Value: 0000н 15 14 13 9 7 5 3 2 0 12 11 10 8 6 1 VDDB_ DVDD_ DVDD_ VCCHS_U VCCLS VDDB_ 0 PVDD_VAL OVST UVST OVST UVST VST _UVST res

Field	Bits	Туре	Description
VCCLS_UVS	0	r	Charge Pump low side UVLO status
Т			b0: Below threshold
			b1: Above threshold
VCCHS_UVS	1	r	Charge Pump high side UVLO status
Т			b0: Below threshold
			b1: Above threshold
DVDD_UVST	2	r	DVDD UVLO status
			b0: Below threshold
			b1: Above threshold
DVDD_OVST	3	r	DVDD OVLO (Over-Voltage Lock-Out) status
			b0: Below threshold
			b1: Above threshold
VDDB_UVST	4	r	VDDB UVLO status
			b0: Below threshold
			b1: Above threshold
VDDB_OVST	5	r	VDDB OVLO status
			b0: Below threshold
			b1: Above threshold
PVDD_VAL	12:6	r	PVDD ADC result reading value
			This bitfields holds the analog to digital conversions value for PVDD
			input voltage
0	15:13	r	Reserved
			A read always returns 0

Datasheet

Register Map



Functional Status Register

Status of various functional signals.

res

FUNCT_ST Address: 03н Reset Value: 0000_{H} 15 14 8 6 5 4 3 1 0 13 12 11 10 9 7 2 DVDD_ **HALLP** 0 CS_GAIN_ST HALLIN_ST ST OL_ST

Field Bits Type Description HALLIN ST 2:0 r Hall sensor inputs status HALL sensor input status for each phase. b0: signal is low b1: signal is high bit 0: Phase A bit 1: Phase B bit 2: Phase C HALLPOL_S 3 r Hall sensor polarity equal indicator Т Status bit that indicate if all phases of the hall sensors have the same polarity at the same time. b0: Hall sensors have different polarity b1: Hall sensors have the same polarity DVDD_ST 4 **DVDD** set point status r DVDD set point read value. The reading is independent of whether DVDD is analog or digitally programmed b0: 3.3 V b1:5 V CS_GAIN_ST 7:5 r Status of the current sense amplifiers gain Shows the value of the current sense amplifier gain independently of whether programmed digitally or via external resistor b000: 4 V/V b001:8 V/V b010: 12 V/V b011: 16 V/V b100: 20 V/V b101: 24 V/V b110: 32 V/V b111: 64 V/V Reserved 0 15:8 r A read always returns 0

Datasheet

Register Map



OTP Status Register

OTP memory status information is found in this register.

OTP_S	Г											Address: set Value:			04 _н 0000 _н
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					0							OTP_PR OG_FAIL	OTP_ PROG _BLOCK	OTP_ PASS	OTP_ USED
					res		r	r	r	r					

Field	Bits	Туре	Description
OTP_USED	0	r	OTP used This bitfield shows if OTP memory has been written by user or still holds factory defaults: b0: OTP memory is not used: factory defaults b1: OTP memory is used: new custom values loaded
OTP_PASS	1	r	User OTP programming status Is set if user OTP programming has passed without error. b0: Not programmed or not passed. b1: Programming passed without error.
OTP_PROG_ BLOCK	2	r	User OTP programming blocked Signals if OTP programming has been attempted when voltage or temperature outside range. b0: Programming was not blocked b1: Programming blocked
OTP_PROG_ FAIL	3	r	OTP Programming fail If set, indicates that the programming of the OTP has failed. b0: No failure. b1: Programming failed
0	15:4	res	Reserved A read always returns 0

Datasheet

Register Map



ADC Status Register

ADC status registers.

ADC_ST Address: 05н Reset Value: 0000_{H} 15 14 13 12 11 10 8 7 6 2 1 0 ADC_OD 0 ADC_OD_VAL _RDY

Field Bits Type Description ADC_OD_RD ADC on demand conversion result ready r This bitfields indicates if ADC result for one of the extended conversions is ready to be read b0: Not ready b1: Ready ADC on demand result value ADC_OD_VA 7:1 r ADC result value for on demand conversions Reserved 0 15:8 res A read always returns 0

Charge Pumps Status Register

res

Charge pumps status registers.

 $\begin{array}{ccc} \textbf{CP_ST} & & \textbf{Address:} & & \textbf{06}_{H} \\ & & \textbf{Reset Value:} & & \textbf{0000}_{H} \\ \end{array}$

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 VCCLS_VAL VCCHS_VAL
res r r

Field	Bits	Туре	Description					
VCCHS_VAL	S_VAL 6:0 r		VCCHS ADC result reading value This bitfields holds the analog to digital conversions value for VCCHS voltage					
VCCLS_VAL	13:7	r	VCCLS ADC result reading value This bitfields holds the analog to digital conversions value for VCCLS voltage					
0	15:14	res	Reserved A read always returns 0					

Datasheet





Device ID Register

Device ID

DEVICE_ID Address: $07_{\text{\scriptsize H}}$ **Device ID** Reset Value: 0006н 15 14 13 12 10 9 8 7 6 5 4 3 2 1 0 11 0 DEV_ID res

Field Bits Type Description

DEV_ID 3:0 r Device ID Device identifier for user version control

O 15:4 r Reserved A read always returns 0

Faults Clear Register

Clear different faults in the device.

FAULTS_CLR Address: 10_{H} Reset Value: 0000_{H} 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CLR_ CLR_ 0 LATCH **FLTS** w res w

Field	Bits	Туре	Description
CLR_FLTS	0	w	Clear all faults Setting this bitfield will clear all faults in the device excluding latched faults. A reading always returns 0. b0: No action. b1: Clear all fault status bits except latched ones
CLR_LATCH	1	W	Clear all latched faults Setting this bitfield will clear all (and only) latched faults in the device. A reading always returns 0. b0: No action. b1: Clear latched fault status bits
0	15:2	res	Reserved A read always returns 0

Datasheet

Register Map



Power Supply Configuration Register

This register contains bitfields to configure and control power supplies in the device.

SUPPLY_CFG Address: 11_H

Reset Value: 6000_H

15 5 3 0 14 13 12 11 10 9 8 7 6 2 1 CP_PRE DVDD_TON DVDD_OCP_ BK_ CHARGE DVDD_ SETPT DVDD_SFTSTRT CS_REF_CFG PVCC_SETPT _DELAY **FREQ CFG** _EN rw rw rw rw rw rw rw rw

Field	Bits	Туре	Description
PVCC_SETP T	1:0	rw	PVCC set point Configures the target PVCC (gate driving voltage) voltage level b00: 12V b01: 15V b10: 10V b11: 7V
CS_REF_CF G	3:2	rw	Current sense reference configuration (internal VREF voltage) Selects the VREF voltage that is applied as offset in all 3 current shunt amplifiers: b00: ½ DVDD b01: 5/12 DVDD b10: 1/3 DVDD b11: ¼ DVDD
DVDD_OCP_ CFG	5:4	rw	DVDD OCP threshold configuration DVDD OCP threshold selection b00: 450mA b01: 300mA b10: 150mA b11: 50mA
DVDD_SFTS TRT	9:6	rw	DVDD soft-start configuration DVDD linear regulator soft start programming 100us stepping 100us up to 1.6ms b0000: 100 us b0001: 200 us 100 us steps b1111: 1.6 ms

MOTIX[™] 6EDL7141

Datasheet



Register Map

DVDD_SETP T	11:10	rw	DVDD set point configuration This bitfield configures DVDD output voltage: b0x use VSENSE pin for analog programming b10 DVDD = 3.3V - digitally programmed b11 DVDD = 5V - digitally programmed
BK_FREQ	12	rw	Buck converter switching frequency selection This bitfield configures the switching frequency of the buck converter b0- Low frequency (500kHz) b1: High frequency (1MHz)
DVDD_TON_ DELAY	14:13	rw	DVDD turn on delay configuration The device will wait for the configured time before turning on the DVDD starting counting from VDDB UVLO during start-up of the device b00 - 200us b01 - 400us b10 - 600us b11 - 800us
CP_PRECHA RGE_EN	15	rw	Charge pump pre-charge configuration Enables during start-up the pre-charge of the charge pump 1'b0: pre-charge disabled 1'b1: pre-charge enabled

Datasheet

Register Map



ADC Configuration Register

Note:

The complete content of the register must be written at once (read-modify-write). Writing a single bitfield at a time will set to default all other bitfields.

Configuration of ADC related functions.

ADC_C	FG										Ad	dress:			12 _H
											Rese	t Value:			0000_{H}
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			0					ADC_ CFG_		ADC_ CF		ADC_EN _FILT		_OD_ SEL	ADC_ OD_REQ
1	res										rw	rw	r	W	W

Field	Bits	Туре	Description			
ADC_OD_RE	C_OD_RE 0 w		ADC on demand conversion request			
Q			Setting this bitfield will inject an additional measurement in the standard sequence. This additional measurement is selected in ADC_IN_SEL bitfield. A read always return 0. b0: No action.			
			b1: Request the conversion of the signal selected in ADC_IN_SEL			
ADC_OD_IN	2:1	rw	ADC input selection for on demand conversions			
SEL			This bitfield configures the input to the ADC:			
			b00: IDIGITAL: device digital area current consumption			
			b01: DVDD			
			b10: VDDB			
			b11: Reserved			
ADC_EN_FIL T	3	W	Enable filtering for on demand ADC measurement Enables moving averaging filter for on demand ADC measurements. A read always return 0 b0: No action. b1: Enable filtering			
ADC_FILT_C FG	5:4	rw	ADC generic filtering configuration Selects the moving averaging filter characteristic for the ADC measurements except PVDD measurements: b00: 8 samples averaging filter b01: 16 samples averaging filter b10: 32 samples averaging filter b11: 64 Samples averaging filter			

Datasheet



Register Map

ADC_FILT_C FG_PVDD	7:6	rw	PVDD ADC measurement result filtering configuration This bitfield selects the moving averaging filter characteristic for PVDD measurement: b00: 32 samples b01: 16 samples b10: 8 samples b11: 1 sample
0	15:8	res	Reserved A read always returns 0

PWM Configuration Register

Configuration of PWM related configurations.

PWM_CFG Address: 13_{H} Reset Value: 0000_H 9 8 7 6 5 4 3 1 15 0 14 13 12 11 10 PWM_ PWM_ **BRAKE** 0 FREEW_ PWM_MODE **RECIRC** _CFG **CFG**

		res	rw rw rw rw
Field	Bits	Туре	Description
PWM_MODE	2:0	rw	PWM commutation mode selection
			PWM Mode selection:
			b000: 6PWM mode
			b001: 3PWM mode
			b010: 1PWM mode
			b011: 1PWM with Hall sensors
			b100: b111: Reserved
PWM_FREE	3	rw	PWM freewheeling configuration
W_CFG			This bitfield selects which rectification or freewheeling is desired (only
			for 1 PWM input modes)
			b0: Active freewheeling
			b1: Diode freewheeling
BRAKE_CFG	5:4	rw	Brake configuration
			Brake scheme configuration.
			b00: Low Side
			b01: High Side
			b10: High Z (no power)

every braking event

b11: Brake toggle-alternates between low and high side braking on

Datasheet



Register Map

PWM_RECIR C	6	rw	PWM recirculation selection (only if PWM_MODE = b011:) Setting this bitfield will activate the alternating recirculation feature of the 1PWM with Hall Sensors and Alternating Recirculation PWM mode. Only functional if PWM_MODE=b011. b0: Disable alternating recirculation mode b1: Enable alternating recirculation mode
0	15:7	res	Reserved
			A read always returns 0

Sensor Configuration Register

Sensors configuration.

SENSOR_CFG Address: 14_H Reset Value: 0001_{H} 15 12 10 9 8 7 6 5 4 3 2 1 0 14 13 11 CS_TMODE OTS_DIS HALL_DEGLITCH 0 rw res rw rw

Field	Bits	Type	Description
HALL_DEGLI TCH	3:0	rw	Hall Sensor deglitch Deglitch time configuration for Hall sensor inputs in steps of 640ns b0000: 0ns b0001: 640 ns in steps of 640 ns b1111- 9600 ns
OTS_DIS	4	rw	Over-temperature shutdown disable This bitfield allows to disable the shutdown feature due to over temperature in the device: b0: Enable shutdown protection b1: Disable shutdown protection
CS_TMODE	6:5	rw	Current sense amplifier timing mode This bitfield configures how the current sense amplifier operates regarding the timing related to the PWM signals: b00: CS amplifier outputs are active when GLx signal is high b01: CS amplifier outputs are active when GHx signal is low b1x: CS amplifier outputs are always active
0	15:7	res	Reserved A read always returns 0

Datasheet

Register Map



Watchdog Configuration Register

Watchdog controls.

WD_CFG Address: 15_{H} Reset Value: 0000_{H} 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 WD_FLT 0 WD_TIMER_T WD_INSEL WD_EN CFG res rw rw rw rw

Field	Bits	Type	Description
WD_EN	0	rw	Watchdog enable Watchdog timer enable b0: Watchdog timer is disabled b1: Watchdog timer is enabled
WD_INSEL	3:1	rw	Watchdog input selection This bitfield selects the input to the watchdog timer among following options: b000: EN_DRV pin (measure input signal frequency) b001: Reserved b010: DVDD (linear regulator) b011: VCCLS and VCCHS, (charge pumps) b100: Status register read b101: Reserved b110: Reserved b111: Reserved
WD_FLTCFG	4	rw	Watchdog fault configuration This bitfield controls the reaction to a watchdog fault event: b00: Status register only b01: Status register and pull down of nFAULT pin
WD_ TIMER_T	14:5	rw	Watchdog timer period value This bitfields configures the period of the watchdog timer. After this time is elapsed with no re-start of the timer by the watchdog input, a watchdog fault is triggered. In 100us steps. Not applicable for VDDB (buck) watchdog input. b0000000000: 100 us b000000001: 200 us b1111111111: 102.4ms
0	15	res	Reserved A read always returns 0

Datasheet

Register Map



Watchdog Configuration Register 2

Watchdog configurations register extension.

 $\begin{tabular}{lll} \begin{tabular}{lll} \begin{$

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		WD_ BK_DIS	WI	D_RLOCI	K_T	WD_ RLOCK _EN	WD	_DVDD	_RSTR1	_DLY	WD_I	DVDD_ T_ATT	WD_ EN_ LATCH	WD_ BRAKE
	res		rw		rw		rw		r	W		r۱	W	rw	rw

Field	Bits	Туре	Description
			Brake on watchdog timer overflow
			This bitfields provides the option to configure a braking event when the watchdog overflow occurs
WD_BRAKE	0	rw	b0: Normal reaction to fault
WD_DIVARE		1 00	b1: Brake on watchdog fault (Automatically latched). The braking
			mode is configured in PWM_CFG register. Status register is updated accordingly
			Enable latching of watchdog fault
WD_EN_LAT CH	1	rw	Enable latching of watch dog fault
	1		b0: Fault not latched
			b1: Fault latched
			Restart delay for DVDD
	3:2	rw	Number of restart attempts for DVDD WD
WD_DVDD_			b00: 0 attempts
RSTRT_ATT			b01: 1 attempt
			b10: 2 attempts
			b11: 3 attempts
			DVDD restart delay
			Time after WD trigger signal until restart is attempted again for DVDD In steps of 0.5ms
WD_DVDD_			b0000: 0.5 ms
RSTRT_DLY	7:4	rw	b0001: 1 ms
			b1110: 7.5 ms
			b1111: 8 ms
			Enable rotor locked detection
WD_RLOCK_	8	r\n/	Enable rotor lock dedicated watchdog timer input
EN	8	rw	b0: Disabled
			b1: Enabled

Datasheet



Register Map

WD_RLOCK_ T	11:9	rw	Rotor locked watchdog timeout Watchdog timer period value (overflow value). In steps of 1s b000: 1 second b001: 2 s b111: 8 s
WD_BK_DIS	12	rw	Buck watchdog disable Buck watchdog (start-up) disable b0: Buck watchdog enabled b1: Buck watchdog disabled
0	15:13	res	Reserved A read always returns 0

Gate Driver Current Control Register

Gate driver current settings for slew rate control.

IDRIVE_CFG Address: 17_H Reset Value: BBBBH 15 5 4 14 13 12 11 10 9 8 7 6 3 1 ILS_SINK ILS_SRC IHS_SINK IHS_SRC rw rw rw rw

Field	Bits	Туре	Description
IHS_SRC	3:0	rw	High-side source current
_			High side gate driver rise or pull-up gate current applied during period
			T _{DRIVE2}
			b0000 - 10mA
			b0001 - 20mA
			b0010 - 30mA
			b0011 - 40mA
			b0100 - 50mA
			b0101 - 60mA
			b0110 - 80mA
			b0111 – 100mA
			b1000 - 125mA
			b1001 - 150mA
			b1010 - 175mA
			b1011 - 200mA
			b1100 - 250mA
			b1101 – 300mA

112





Register Map

IHS_SINK	7:4	rw	High-side sink current High-side gate driver fall or pull-down gate current applied during period T_DRIVE4 Same coding as IHS_SRC
ILS_SRC	11:8	rw	Low-side source current Low side gate driver rise or pull-up gate current applied during period T_DRIVE2 Same coding as IHS_SRC
ILS_SINK	15:12	rw	Low-side sink current Low side gate driver fall or pull-down gate current applied during period TDRIVE4 Same coding as IHS_SRC

Gate Driver Pre-Charge Current Control Register

Low side gate driver control parameters

IDRIVE_PRE_CFG Address: 18_{H} Reset Value: $00BB_{H}$ 8 7 6 5 1 15 14 13 12 11 10 9 4 2 I_PRE 0 I_PRE_SINK I_PRE_SRC EN res rw rw rw

Field	Bits	Туре	Description
I_PRE_SRC	3:0	rw	Pre-charge source current setting (TDRIVE1)
			Rise or pull-up gate current applied during pre-charge phase (T_DRIVE1)
			b0000 - 10mA
			b0001 - 20mA
			b0010 - 30mA
			b0011 - 40mA
			b0100 - 50mA
			b0101 - 60mA
			b0110 - 80mA
			b0111 - 100mA
			b1000 - 125mA
			b1001 - 150mA
			b1010 - 175mA
			b1011 - 200mA
			b1100 - 250mA
			b1101 – 300mA
			b1110 – 400mA
			b1111 – 500mA

MOTIX[™] 6EDL7141

Datasheet



Register Map

I_PRE_SINK	7:4	rw	Pre-charge sink current setting (TDRIVE3) Fall or pull-down current during pre-charge phase (TDRIVE3) Same coding as I_PRE_SRC
I_PRE_EN	8	rw	Gate driver pre-charge mode enable Enables extra pre-charge current configurations. In case of disabled, 1.5A are applied during T _{drive1} and T _{drive3} periods b0: Pre-charge current enabled. Values I_PRE_SINK and I_PRE_SRC are applied during T _{DRIVE1} and T _{DRIVE3} respectively b1: Pre-charge mode disabled. 1.5A applied during T _{DRIVE1} and T _{DRIVE3}
0	15:9	res	Reserved A read always returns 0

Datasheet

Register Map



TDRIVE Source Control Register

 T_{DRIVE1} and T_{DRIVE2} configuration registers for ate driver sourcing mode.

TDRIVE_SRC_CFG Address: 19_H Reset Value: $FF00_{\text{H}}$ 15 14 13 12 11 10 9 8 7 6 5 2 1 0 **TDRIVE2 TDRIVE1** rw

rw

Field	Bits	Туре	Description
TDRIVE1	7:0	rw	T _{DRIVE1} timing T _{DRIVE1} value for high and low side. First turn on or pre-charge period b00000000 - Ons b00000001 - 50ns (values between 0ns and 50ns not allowed) 10ns steps b11111111 - 2590ns
TDRIVE2	15:8	rw	T _{DRIVE2} timing T _{DRIVE2} value for high and low side. b00000000 - 0ns b00000001 - 10ns 10ns steps b11111111 - 2550ns

TDRIVE Sink Control Register

Tdrive3 and Tdrive4 configuration registers for ate driver sourcing mode.

TDRIVE_SINK_CFG Address: $1A_{\text{\scriptsize H}}$ Reset Value: FF00_H

15 10 9 8 7 6 5 0 14 13 12 11 2 1 **TDRIVE4 TDRIVE3**

> rw rw

Field	Bits	Type	Description
TDRIVE3	7:0	rw	T _{DRIVE3} timing T _{DRIVE3} value for high and low side. First turn off or pre-discharge period b00000000 - Ons b00000001 - 50ns (values between 0ns and 50ns not allowed) 10ns steps b11111111 - 2590ns

Datasheet



Register Map

TDRIVE4	15:8	rw	T _{DRIVE4} timing T _{DRIVE4} value for high and low side.
			b00000000 - 0ns
			b00000001 - 10ns
			10ns steps
			b11111111 - 2550ns

Dead Time Register

Dead time configurations.

DT_CFG Address: $1B_{H}$

Reset Value: 3131_{H}

15 9 8 7 6 5 4 3 1 0 14 13 12 10 11

DT_FALL DT_RISE

> rw rw

Field	Bits	Туре	Description
DT_RISE	7:0	rw	Dead time rise (of phase node voltage) Dead time rise (low to high) value b00000000: 120 ns b00000001: 200 ns In steps of 80ns b00110001: 4040ns b10010101: 12040 ns b10010110: b11111111: Unused (defaults to 120ns)
DT_FALL	15:8	rw	Dead time fall (of phase node voltage) Dead time fall (high to low) value b00000000: 120 ns b00000001: 200 ns In steps of 80ns b00110001: 4040ns b10010101: 12040 ns b10010110: b11111111: Unused (defaults to 120ns)

116

Datasheet

Register Map



Charge Pump Configuration Register

Charge pump related controls.

CP_CFG Address: $1C_{\text{H}}$ 0000_H Reset Value: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 CP_CLK_ CP_CLK_CFG 0 SS_DIS res rw rw

Field	Bits	Туре	Description
CP_CLK_ CFG	1:0	rw	Charge pump clock frequency configuration This bitfield configures the charge pump clock switching frequency. b00: 781.25 kHz b01: 390.625 kHz b10: 195.3125 kHz b11: 1.5625 MHz
CP_CLK_SS_ DIS	2	rw	Charge pump clock spread spectrum disable b0: Spread spectrum is enabled b1: Spread spectrum disabled
0	15:3	res	Reserved A read always returns 0

Datasheet

Register Map



Current Sense Amplifier Configuration Register

Current sense amplifier configurations.

CSAMP_CFG Address: 1D_H

Reset Value: 0028_H

15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	Ü
CS_00	CPFLT_ FG	CS_C DEGL		CS_EN_ DCCAL		CS_I	BLANK			CS_EN		CS_ GAIN_ ANA		CS_GA	IN
rv	V	rw	V	rw		rv	V			rw		rw		rw	

Field	Bits	Туре	Description
CS_GAIN	2:0	rw	Gain of current sense amplifiers
			Selects gain of current sense amplifier when digitally programmed
			b000: 4 V/V
			b001: 8 V/V
			b010: 12 V/V
			b011: 16 V/V
			b100: 20 V/V
			b101: 24 V/V
			b110: 32 V/V
			b111: 64 V/V
CS_GAIN_AN	3	rw	CS Gain analogue programming enable
A			CS Gain analogue programming enable
			b0: Gain is selected via register configuration (CS_GAIN bitfield)
			b1: Gain is defined by CS_GAIN pin resistor as per Table 15
CS_EN	6:4	rw	Enable of each current shunt amplifier
			Enable of each current shunt amplifier
			bit 0: phase A
			bit 1: phase B
			bit 2: phase C
			b0: Amplifier disabled
			b1: Amplifier enabled

MOTIX[™] 6EDL7141





Register Map

CS_BLANK	10:7	rw	Current shunt amplifier blanking time
			Current shunt amplifier blanking time
			b0000: 0 ns
			b0001: 50 ns
			b0010: 100 ns
			b0011: 200 ns
			b0100: 300 ns
			b0101: 400 ns
			b0110: 500 ns
			b0111: 600 ns
			b1000: 700 ns
			b1001: 800 ns
			b1010: 900 ns
			b1011: 1 us
			b1100: 2 us
			b1101: 4 us
			b1110: 6 us
			b1111: 8 us
CS_EN_DCC	11	rw	Enable DC Calibration of CS amplifier
AL			DC calibration of CS amplifier
			b0: No calibration is executed
			b1: DC calibration mode executed: all power stages in high Z: powered
			but not driving
CS_OCP_DE	13:12	rw	Current sense amplifier OCP deglitch
GLITCH			OCP deglitch timing configuration of the OCP on current sense
			amplifiers-deglitch disabled (bypassed) if CS_TRUNC_DIS = b0
			(register CSAMP_CFG2)
			b00: 0 μs
			b01: 2 μs
			b10: 4 μs
			b11: 8 μs
CS_OCPFLT	15:14	rw	Current sense amplifier OCP fault trigger configuration
_CFG			OCP fault trigger configuration
			b00: Count 8 OCP events
			b01: Count 16 OCP events
			b10: Trigger on all OCP events
			b11: No fault trigger (PWM Truncation continues as defined in bitfield
			CS_TRUNC_DIS in register CSAMP_CFG2)

Datasheet

Register Map




Current Sense Amplifier Configuration Register 2

Current sense amplifier configurations extension register.

CSAMP_CFG2 Address: 1E_H

Reset Value: 0833_H



Field	Bits	Type	Description
CS_OCP_PT	3:0	rw	Current sense amplifier OCP positive thresholds
HR			This bitfield configures the threshold level for the positive OCP
			4'b0000: 300mV
			4'b0001: 250mV
			4'b0010: 225mV
			4'b0011: 200mV
			4'b0100: 175mV
			4'b0101: 150mV
			4'b0110: 125mV
			4'b0111: 100mV
			4'b1000: 90mV
			4'b1001: 80mV
			4'b1010: 70mV
			4'b1011: 60mV
			4'b1100: 50mV
			4'b1101: 40mV
			4'b1110: 30mV
			4'b1111: 20mV

Datasheet



Register Map

CS_OCP_NT HR	7:4	rw	Current sense amplifier OCP negative thresholds This bitfield configures the threshold level for the negative OCP 4'b0000: -300mV
			4'b0001: -250mV
			4'b0010: -225mV
			4'b0011: -200mV
			4'b0100: -175mV
			4'b0101: -150mV
			4'b0110: -125mV
			4'b0111: -100mV
			4'b1000: -90mV
			4'b1001: -80mV
			4'b1010: -70mV
			4'b1011: -60mV
			4'b1100: -50mV
			4'b1101: -40mV
			4'b1110: -30mV
			4'b1111: -20mV
CS_OCP_LA	8	rw	OCP latch choice
тсн			OCP fault can be selected with this bitfield to be a latched:
			b0: Unlatched
			b1: Latched
CS_MODE	9	rw	Current sense amplifier sensing mode
			Select between shunt resistor and R _{DSON} sensing modes
			b0: Shunt resistor
			b1: R _{DSON} sensing-CS_TMODE forced to be GL ON only
CS_OCP_BR	10	rw	Current sense amplifier brake on OCP configuration
AKE			Brake on OCP
			b0: No braking upon OCP fault.
			b1: Brake on OCP fault (fault set to latched). The braking mode is
			configured in PWM_CFG register
CS_TRUNC_	11	rw	PWM truncation disable
DIS			Disables the truncation of PWM when an OCP occurs. This does not
			affect fault triggering.
			b00: PWM truncation enabled
			b01: PWM truncation disabled
VREF_INSEL	12	rw	VREF source selection
			This bitfield controls whether the current sense amplifier buffer offset (reference) is generated internally or is applied externally through the
			(reference) is generated internally or is applied externally through the device pin VREF
			b0: Use internal
			b1: Use external
			DI. OSC CALCITIAL

Datasheet



Register Map

CS_NEG_OC P_DIS	13	rw	Current sense negative OCP disable This bitfield disables the negative Over Current Protection in the current shunt amplifiers including both the PWM truncation and fault reporting b0: Negative OCP fault is enabled b1: Negative OCP fault is disabled
CS_AZ_CFG	15:14	rw	Current sense Auto-Zero configuration This bitfield configures the Auto-Zero feature b00: Auto-Zero enabled with internal synchronization b01: Auto-Zero disabled b10: Auto-Zero enabled with external synchronization b11: Auto-Zero enabled with external synchronization and charge pump clock gating

OTP Program Register

OTP program command and user ID.

OTP_PROG Address: $1F_{\text{H}}$ Reset Value: 0000_{H} 15 10 7 6 5 4 3 2 0 14 13 12 11 OTP_ 0 USER_ID PROG res W rw

Field	Bits	Туре	Description
OTP_PROG	0	w	Program OTP
			Setting this bitfield will start programming of OTP
USER_ID	4:1	rw	User ID
			Space for user to enter an ID into OTP for version control
0	15:5	res	Reserved
			A read always returns 0

122

Application Description



9 Application Description

Following are application recommendation for 6EDL7141 best performance.

9.1 Recommended External Components

6EDL7141 requires some external components for proper operation. Recommended components and values are listed in Table 22.

 Table 22
 Recommended external components

Element	Pin1	Pin2	Recommended value	Rating	Notes
C_{PVDD}	PVDD	PGND	4.7μF	According to PVDD	
C_{DVDD}	DVDD	DGND	10μF + 0.1μF	16V	According to MCU or other ICs specs
Cvcchs	VCCHS	PVDD	1μF < C _{VCCHS} < 2.2μF	25V if connected to PVDD or according to (PVDD+PVCC) if connected to PGND	Depending on VCCHS ripple and start-up requirements
C _{VCCLS}	VCCLS	PGND	1μF < C _{vccLs} < 4.7μF	25V	Depending on VCCLS ripple and start-up requirements
C _{CP1}	CP1H	CP1L	220nF <c<1μf< td=""><td>16V or 25V</td><td>0.47μF recommended</td></c<1μf<>	16V or 25V	0.47μF recommended
C _{CP2}	CP2H	CP2L	220nF <c<1μf< td=""><td>According to PVDD</td><td>0.47μF recommended</td></c<1μf<>	According to PVDD	0.47μF recommended
L _{BUCK}	PH	VDDB	22μΗ	According to max expected peak current – (device limit IBUCK_PEAK_LIM)	500kHz configuration
			10μΗ		1MHz configuration
Свиск	VDDB	PGND	47 μF	16V	500kHz configuration
			47 μF		1MHz configuration
R _{SENSE}	VSENSE/nB RAKE	DGND	R=3.3k Ω \rightarrow DVDD=3.3V R=10k Ω \rightarrow DVDD=5.0V Diode for nBRAKE (see section 3.9.2)	-	Selects DVDD 3.3V or 5V respectively. Tolerance 5% or better
R _{CS_GAIN}	CS_GAIN/AZ	DGND	See Table 15 for gain	-	1% tolerance is recommended
R _{AZ}	CS_GAIN/AZ	DVDD	1kΩ-10kΩ	-	Pull up to DVDD. Diode might be required (see section 3.9.3)
R _{nFAULT}	nFAULT	DVDD	1kΩ-10kΩ	-	

9.2 PCB Layout Recommendations

Layout is critical to ensure high quality signal and sensing. Different recommendations are provided in this section for best electrical, thermal and EMI results.

Grounding and Supply

PGND is the ground used for the following sections in 6EDL7141:

Buck converter

Datasheet



Application Description

- · Charge pumps
- Gate drivers for low and high side

DGND is used for:

- Digital logic,
- Current sense amplifiers
- DVDD

It is recommended to cover well components that refer to PGND with PGND solid planes and to cover DGND referred components with DGND solid plane. Also ensure that there is no overlap between PGND and DGND planes to avoid cross coupling.

However, PGND and DGND have be connected to the same electrical potential and must be connected to each other in one place in the PCB. The location depends on many factors. Sometimes close to the negative (return) of the supply or battery can lead to best results.

Decoupling capacitors for supply pin (PVDD) should be as close as possible to the pin 15 (PVDD) and pin 17 (PGND). It can as well be helpful to use a small 0.1uF capacitor for high frequency glitches suppression.

Generally speaking shielding of signals like gate signals but also sensing signals is important to avoid coupling and noise injection from other noisy areas.

If battery is expected suddenly drop close to the UVLO level of PVDD, it is recommended to have large capacitors that can maintain the supply voltage during those transients. Eventually, a diode (e.g. Schottky) can be used in series with PVDD and before the decoupling capacitor. This can avoid that the PVDD decoupling capacitors discharge to the battery or other circuits when the battery transient crosses below the PVDD UVLO level of 6EDL7141.

Similarly, CE pin if derived from the battery voltage with voltage dividers, might be affected by these transients. It can be a good idea to use a small capacitor in CE pin to ensure noise is not switching off the device. Current consumption of CE pin is extremely low. If the only way to discharge the CE capacitor is through 6EDL7141, the device might stay on for long periods. It could be useful to design a discharge path in case this is a problem.

Thermal design

Depending on the configuration of the device and the usage of the different integrated power converters like synchronous buck, LDO or charge pump, the device will present different power losses that will translate into self-heating. User can choose for example the LDO output voltage: selecting 5V instead of 3.3V will reduce the losses in the LDO module. Another example: the buck converter output voltage (which is the input for the LDO), can be configured according to the gate driving voltage needs. If 12V/15V are not required, user can configure the buck converter to produce 7V output voltage, reducing the losses as well in the LDO when compared with the standard case 8V.

In order to dissipate the generated heat to the PCB is critical to have a solid connection of the device to the thermal pad (DGND pad). It is as well highly recommended to have a good amount of thermal vias that can transfer efficiently the heat from the pad to the PCB. An example is presented in Figure 59.

As a general rule, thicker PCB layers (2 oz/ft 2 -70 μ m- or above) can help dissipate faster any heat generated inside the device.

Datasheet

Application Description



Buck Converter and DVDD

The relatively high switching frequency and high voltage switching (PVDD to PGND) of the buck converter makes it a sensitive block in the device to pay extra attention during design phase.

Main goal is to reduce buck switching loop as much as possible (V_{PH}-Inductor-Capacitor-VDDB). In 6EDL7141, most elements in the synchronous buck are integrated mitigating the EMI emissions, like external diode or low side MOSFET as well as the feedback or reference resistors.

Apart from the loop itself, it is very important to reduce in particular the V_{PH} traces to the shortest possible and avoid any large copper amount in the inductor connection. This node is switching PVDD voltage at high frequency and therefore can be a source of noise in other elements especially this trace must be as far as possible from sensitive analog sensing like current sensing.

Figure 59 shows a possible buck converter layout with minimized V_{PH} trace and buck loop area.




Figure 59 Buck converter layout recommendation. V_{PH} trace and buck loop area (highlighted) must be minimized

DVDD linear regulator must be decoupled with capacitors placed as close as possible to the DVDD pin and connect as short as possible to DGND on the other terminal. MCU and other components supplied by DVDD voltage are recommended to use additional decoupling local capacitors at those components. This is helpful to suppress possible noise captured by the routing of those traces.

Gate Driver and Charge Pumps

Maintain as symmetric as possible gate signals including symmetry between phases (similar length for phase A, B and C) to avoid propagation delay mismatches. Keep as well gate current loops as short as possible and try to have as close as possible send and return signals.





Application Description

The source signals of low side SLx, are shared between source of low side MOSFETs and top side sensing for shunt elements. It is recommended to optimize for the current sensing (symmetric tap of shunt terminal and parallel routing till current sense inputs), however, if current sense is not used, optimizing for gate driver performance is a good option.

Charge pump loops should be as small as possible, the charge pump flying capacitors must be placed close to the pins 19, 20, 21, 22. Similar for the tank capacitors in VCCHS (pin 24) and VCCLS (pin 23). It is possible to place some of these capacitors in different layers as long as distance to the device is shortest possible.

Figure 60 shows and example of 6EDL7141 layout highlighting gate driver signals for high side and low side of phase A and the current sensing in a dual MOSFETs inverter.

Gate resistor can be used, however, user must know that the slew rate control of 6EDL7141 provides means to tune how fast MOSFETs switch in a programmable manner. Having Rg resistors will add additional voltage drop between 6EDL7141 and the gate of the MOSFET. Similarly, snubber elements (in parallel with MOSFETs) and bypass capacitors (high side drain to low side source) in the inverter can be used, nevertheless, the flexibility of the slew rate controller allows to remove those minimizing the BOM specially in a busy area of the layout, so more space can be used for the power section for example for better heat distribution in the PCB.




Figure 60 Gate driver and current sensing layout example. Signals are routed in a middle layer.

Application Description


Current Sensing

RC filter at SLx and CSNx must be done with care and is not preferred. R1 and R2 as shown in Figure 61, present voltage drop due to amplifier bias current and/or gate driver current, which affect the R_{shunt} current sensing accuracy.

R1 limits the current of low-side (LS) gate driver and acts in fact as Rg. A parallel capacitor (C1 as shown below) between SLx and CSNx can be used. This can increase switching noise during MOSFET switching, at the same time improve steady state value. Larger C values will accentuate this effect. Depending on application this value can be adjusted. The parallel capacitor should be close to the SLx and CSNx inputs pins on PCB and values between 100pF to 1nF can be a good starting point.

It is strongly recommended to use RC filter between current sense amplifier outputs (CSOx) and the ADC inputs in the MCU. Typical cut off frequency of 1MHz can be a good compromise between filtering capability and dynamic behavior, but user must decide depending on overall performance target.

Kelvin connection of shunt resistor is highly recommended as shown in Figure 60. Traces of SLx (red) and CSNx (blue) are routed in a middle layer in this case and covered with solid ground planes.



Current sense amplifier input filtering Figure 61

9.3 **Typical Applications**

Hall sensors can directly be connected to MOTIX[™] 6EDL7141 inputs INLA, INLB and INLC. An example configuration of this solution is presented in Figure 62. In this case, 6EDL7141 is configured as 1PWM mode implementing trapezoidal control. A signal "Direction" is generated by MCU GPIO to change the motor turning direction. SPI interface allows the programming of 6EDL7141. DVDD MCU supply voltage is set to 3.3V by using R_{SENSE} resistor.

Figure 63 shows an alternative application. In this case the schematic implements a typical sensorless control method for BLDC motors. DVDD is programmed via OTP configuration (SPI register) and can be configured to either 3.3V or 5V. 6PWM mode is used in this version. All 3 integrated current sense amplifiers are used to amplify the current flowing through current shunts. Current sense amplifier outputs are connected to the microcontroller for proper control of the motor. Pin nBRAKE allows the MCU to brake the motor by pulling down that pin when necessary. The pin nFAULT signal reports to the MCU any malfunction occurring in 6EDL7141.

infineon

Application Description




Figure 62 Example schematic for trapezoidal control of BLDC motors using 1PWM mode with Hall sensors and a single shunt current measurement. Voltage dividers and capacitors voltage rating must be calculated for the specific target PVDD voltage

infineon

Application Description




Figure 63 Example schematic for sensorless control of BLDC motors using 6PWM mode a 3 shunts for current measurement. Voltage dividers and capacitors voltage rating must be calculated for the specific target PVDD voltage



10 ESD Protection

Following diagrams show ESD protections and pin internal diagrams for different pins in MOTIX™ 6EDL7141.




Figure 64 ESD protection diagram for power supply related pins




Figure 65 Pin diagram for gate driver output pins




Figure 66 ESD protection and pin diagram for digital pins active high






Figure 67 ESD protection and pin diagram for nSCS pin




Figure 68 ESD protection and pin diagram for nFAULT open drain pin




Figure 69 ESD protection and pin diagram for CE pin






Figure 70 ESD protection and pin diagram for EN_DRV pin




Figure 71 ESD protection and pin diagram for VSENSE/nBRAKE and CS_GAIN/AZ pins






Figure 72 ESD protection and pin diagram for current sense amplifier related pins

Package Information



11 Package Information




Figure 73 PG-VQFN-48-78 package outline

infineon

Package Information




Figure 74 PG-VQFN-48-78 PCB footprint dimensions

Datasheet

Revision history



Revision history

Page or Reference	Description of change					
v1.00	First public version					
v1.02	Datasheet update					
	Editorial changes including Absolute Maximum Ratings table notes.					
	Simplified ESD diagram for nFAULT, nSCS pins.					
	Minor editorial changes in Product Features section.					
	New graphs added in Electrical Characteristic Graphs section. Added additional test conditions.					
	• Improvements in Figure 18, Figure 27, Figure 28, Figure 29 and Figure 37.					
	• Correction in description of Standby type of register programmability in section 8.1: EN_DRV level low condition versus edge.					
	Added Figure 74 (package footprint dimensions figure)					
	Changes in Electrical Characteristics table					
	 PVDD active, standby and OFF consumption 					
	o t _{CP_START} added new value on PVDD< 10V					
	 Test coverage correction in tprop_match_ch, tpt_match_ch and V_{GS_CPM_TH} 					
	 ΔVDDB_{LOAD} correction 					
	• V _{CS_REF_ACC} improved to 1.5%					
v1.04	Datasheet update					
	ESD diagram modification – VDDB PMOS was inverse.					
	Added details in Figure 41 and improved description of this figure					
	Figure 46 corrected.					
	CVDDB value updated in Figure 62 and Figure 63					
	Absolute Maximum Ratings table:					
	 Added more details on CPxy pins 					
	 Modified 'V_{CP1H} - V_{CP1L}' and 'V_{CP2H} - V_{CP2L}'. 					
	 Increased max value for VCCHS. 					
v1.06	Datasheet update					
	Register updates:					
	 Bitfield CS_OCP_DEGLITCH description had inverted value for truncation description (b0, was b1). 					
	 Max value shown in register TEMP_ST description updated to 160C 					
	Electrical Characteristics and other tables updates.					
	○ V _{GS_CPM_TH} value updated to 250mV					
	 Added new parameters V_{CS_COM} and V_{CS_DIFF} 					
	 Open drain pin corrections on SDO and nSCS. nFAULT pin is push pull 					
	 Thermal data table conditions added 					
	 ESD table editorial changes and update of CDM reference to standard in note 3 					
	Figure improvements:					
	 ESD figures improved 					
	 Removed device name from figures 					
	o Remove Rsense in Figure 17					

Datasheet



Revision history

Page or Reference	Description of change
	 Correction (pin GL was name wrongly) in Figure 37
	• Correction in Table 13 state 001 Dir = 1 GHB/GLB polarity
	• Editorial changes and improvements. Including (MOTIX™) branding. Charge pump pre
	charge only takes place after a power cycle
v1.08	Datasheet updates
	Correction in Figure 62 on RBRAKE, RSENSE values to avoid always low signal
	Several editorial changes and typos
	Added 'Thermal design' section in PCB layout recommendations
	Changed SPI min clock period to 77ns in Table 7Table 7
	• Changed DVDD OCP limit accuracy (I _{DVDD_I_Acc}) and added different specification for different OCP limit settings.
	Revision history v1.06 mistake on nFAULT and SDO. nFAULT is open drain, SDO is output push pull, nSCS is input digital.
	Separated ESD figure for nFAULT and nSCS pin
v1.20	Datasheet updates
	• Absolute Maximum Ratings table updated for following parameters: VCCLS, VCCHS, VCCHS-V _{SHx} , VCCHS-V _{GHx} , V _{CP2H} , V _{CP2H} , V _{CP2H} .
	Changes in Electrical Characteristics table:
	I _{GD_ACCURACY} and f _{BUCK_SW} parameter condition modified
	 t_{PROP_Hs}, t_{PROP_Ls} and V_{CS_REF_ACC} min and max values modified and added condition
	 VDDB_{NOM_LV}, V_{VDDB_OVLO_F}, ε_{ADC_GAIN_ERR}, I_{DVDD_LACC} and V_{CS_OS} specifications modified
	Following parameters are removed due to redundancy: f_ADC_CLK, V_OD_LV
	• Following parameters have a newly added 1) note: fpwm_gd, fbuck_sw, tvddb_sft_start, tan_t, tdvdd_ton_dly, tdvdd_sft_start, tcs_blank, Vcs_ref_acc, tauto_zero, tauto_zero_cycle, tcs_ocp_deglitch,
	tocp_Blank, PVDDotp_prog, Totp_prog, two_en_drv_freq, tlock
	OTP programming test description in section 7: PVDD < PVDD _{OTP_PROG} was wrongly '>' Times 2 and deductive information and increase in a place of the programming test description in section 7: PVDD < PVDD _{OTP_PROG} was wrongly '>' Times 2 and deductive information and increase in a place of the programming test description in section 7: PVDD < PVDD _{OTP_PROG} was wrongly '>' Times 2 and deductive information and increase in the programming test description in section 7: PVDD < PVDD _{OTP_PROG} was wrongly '>' Times 2 and deductive information and increase in the programming test description in section 7: PVDD < PVDD _{OTP_PROG} was wrongly '>' Times 2 and deductive information in the programming test description in the p
	Figure 3: added extra information - diagram is only valid for active mode
	Faults table update in DVDD OVLO and OCP activation state.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-03-22 Published by

Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email:

erratum@infineon.com

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.