## Boost LED Driver

## 1ch High Current LED Controller for Automotive

## BD18353EFV-M BD18353MUF-M

## General Description

BD18353EFV-M/MUF-M is a 1ch LED Controller. High side current detection amplifier is built-in. PWM dimming duty can be freely set with built-in PWM generation circuit. PWM dimming realizes by driving an external P-ch MOSFET. Outputs abnormal LED status to the FAULT_B pin. Two systems of analog dimming are built-in. High precision 3.0 V output power supply for analog dimming and PWM dimming setting is built-in.

## Features

- AEC-Q100 Qualified(Note 1)
- Functional Safety Supportive Automotive Products
- Rail-to-Rail Current Sense Amplifier
- PWM Dimming Signal Generator
- Over Voltage Protection (OVP)
- Short Circuit Protection (SCP)
- Analog Dimming (two systems)
- DRL Mode (100 \% Duty) Enable
- Outputs Abnormal LED Status (FAULT_B)
- Spread Spectrum Frequency Modulation ON/OFF (SSFM_B)
(Note 1) Grade1


## Applications

- Automotive Exterior Lamps

Rear, Turn, DRL/Position, Fog, High/Low Beam etc.

## Key Specifications

- Input Voltage Range:

5 V to 65 V

- Maximum Output Voltage: 65 V
- LED Current Sense Voltage Accuracy: $\pm 3 \%$
- Setting Frequency Switching Range:

200 kHz to 2.5 MHz

- Operating Ambient Temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Packages
HTSSOP-B20
VQFN20FV3535

W (Typ) x D (Typ) x H (Max)
$6.5 \mathrm{~mm} \times 6.4 \mathrm{~mm} \times 1.0 \mathrm{~mm}$
$3.5 \mathrm{~mm} \times 3.5 \mathrm{~mm} \times 1.0 \mathrm{~mm}$


VQFN20FV3535
HTSSOP-B20


Typical Application Circuit


Pin Configuration (HTSSOP-B20)
HTSSOP-B20
(TOP VIEW)


Pin Description (HTSSOP-B20)

| Pin No. | Pin Name |  |
| :---: | :---: | :--- |
| 1 | VIN | Power supply input |
| 2 | EN | Enable input |
| 3 | GND | GND |
| 4 | VREF3 | Reference voltage for analog dimming and PWM dimming duty setting |
| 5 | DCDIM1 | Analog dimming input |
| 6 | DCDIM2 | Analog dimming input |
| 7 | COMP | Connect capacitor to set feedback compensation |
| 8 | RT | Connect resistor to set switching frequency |
| 9 | DSET | PWM dimming duty setting voltage input (connect to resistor divider from VREF3 to GND) |
| 10 | FAULT_B | Open drain output for fault state flag |
| 11 | SSFM_B | Spread spectrum frequency modulation enable input (SSFM enable @SSFM_B = Low) |
| 12 | PDRV | P-ch MOSFET gate drive for PWM dimming and LED protection |
| 13 | SNSN | Current sense input (-) |
| 14 | SNSP | Current sense input (+) |
| 15 | OPUD | Output voltage monitor for over voltage protection and under voltage detection <br> (connect to resistor divider from output voltage to GND) |
| 16 | PGND | Power GND |
| 17 | CS | Inductor current sense input |
| 18 | GL | Output for N-ch MOSFET gate drive |
| 19 | VDRV5 | Bypass with capacitor to provide 5 V bias supply for gate drive |
| 20 | DRL/PWMI | DRL mode (100 \% duty) enable input / External PWM dimming signal input |
| - | EXP-PAD | Heat radiation pad. The EXP-PAD is connected to GND. |

## Pin Configuration (VQFN20FV3535)



## Pin Description (VQFN20FV3535)

| Pin No. | Pin Name |  |
| :---: | :---: | :--- |
| 1 | GND | GND |
| 2 | VREF3 | Reference voltage for analog dimming and PWM dimming duty setting |
| 3 | DCDIM1 | Analog dimming input |
| 4 | DCDIM2 | Analog dimming input |
| 5 | COMP | Connect capacitor to set feedback compensation |
| 6 | RT | Connect resistor to set switching frequency |
| 7 | DSET | PWM dimming duty setting voltage input (connect to resistor divider from VREF3 to GND) |
| 8 | FAULT_B | Open drain output for fault state flag |
| 9 | SSFM_B | Spread spectrum frequency modulation enable input (SSFM enable @SSFM_B = Low) |
| 10 | PDRV | P-ch MOSFET gate drive for PWM dimming and protection |
| 11 | SNSN | Current sense input (-) |
| 12 | SNSP | Current sense input (+) |
| 13 | OPUD | Output voltage monitor for over voltage protection and under voltage detection <br> (connect to resistor divider from output voltage to GND) |
| 14 | PGND | Power GND |
| 15 | CS | Inductor current sense input |
| 16 | GL | Output for N-ch MOSFET gate drive |
| 17 | VDRV5 | Bypass with capacitor to provide 5 V bias supply for gate drive |
| 18 | DRL/PWMI | DRL mode (100 \% duty) enable input / External PWM dimming signal input |
| 19 | VIN | Power supply input |
| 20 | EN | Enable input |
| - | EXP-PAD | Heat radiation pad. The EXP-PAD is connected to GND. |

## Block Diagram



## Description of Blocks

## 1 Power Supply for N-ch MOSFET Gate Driver and Internal Circuit (VDRV5)

The VDRV5 voltage 5.0 V (Typ) is generated from the VIN pin voltage. This voltage is used as the internal power supply of the IC and the power supply for driving the DC/DC N-ch MOSFET. It also supplies current to the FAULT_B pin pull up resistor.
The total current supplied to the DC/DC N-ch MOSFET and the resistor must be IDRV5LM (VDRV5 Output Current Limit) or less.
The current supplied to the DC/DC N-ch MOSFET (IMOSFET) can be calculated by the following formula.

$$
I_{\text {MOSFET }}=Q_{G} \times f_{S W}
$$

Where:
$Q_{G}$ is the gate charge of the MOSFET.
$f_{S W}$ is the switching frequency.
Connect CVDRV5 $=2.2 \mu \mathrm{~F}$ as feedback compensation capacitor to the VDRV5 pin. Place ceramic capacitor close to the IC to minimize trace length to the VDRV5 pin and also to the IC ground.
Do not use the VDRV5 as a power supply other than this IC.

## 2 High Accuracy Reference Voltage (VREF3)

The VREF3 voltage 3.0 V (Typ) is generated from the VDRV5 pin voltage. VREF3 is used as a reference voltage for PWM dimming duty and analog dimming setting. Input the voltage set by resistor dividing from the VREF3 pin to the DSET pin, the DCDIM1 pin, and the DCDIM2 pin.
Do not connect a capacitor to the VREF3 pin.
Do not use the VREF3 as a power supply other than this IC.

## 3 LED Current Setting (CURRENT SENSE)

LED current (lLED) can be set by resistor RSNS connected between the SNSP pin and the SNSN pin.
$I_{L E D}=\frac{V_{S N S_{-} 100 \%}}{R_{S N S}} \quad[\mathrm{~A}]$
When:
VDCDIM1, VDCDIM2 $>$ VDCD_100 $^{2}$
Where:
$V_{S N S_{-}} 100 \%$ is the Current sense threshold voltage.


## Description of Blocks - continued

## 4 PWM Dimming (PWMDIM)

4.1 External P-ch MOSFET Drive

The PDRV pin drives an external P-ch MOSFET to achieve PWM dimming. Connect the gate of the P-ch MOSFET to the PDRV pin. The PDRV pin outputs SNSP and SNSP - 7.5 V (Typ).
At start up and restart (After UVLO, TSD, SCP, OVP is released or after EN = High input.), after DC/DC starts switching, the PDRV pin can output SNSP - 7.5 V (Typ).
The PDRV output voltage and the DC/DC output voltage (SNSP voltage) have the characteristics shown below figure. When the number of LED lights is small, design and evaluate in consideration of the characteristics shown below figure. There is a possibility that the external P-ch MOSFET cannot be driven.


Figure 1. PDRV Output Low Voltage vs SNSP Voltage
4.2 PWM Dimming Duty Setting

The BD18353EFV-M/MUF-M has a built-in PWM dimming pulse generation circuit. The PWM dimming duty is set by the internal ramp waveform and the voltage input to the DSET pin. The DSET pin voltage is set from VREF3 by a resistor voltage divider.
Setting duty Dpwm can be calculated by the following formula.

$$
D_{P W M}=\frac{V_{D S E T}-V_{R A M P B}}{V_{R A M P P}-V_{R A M P B}} \times 100
$$

Where:
$R_{\text {DSET1 }}$, $\mathrm{R}_{\text {DSET2 }}$ are the PWM dimming duty setting resistor.

$$
D_{P W M}=\frac{V_{R E F 3} \times \frac{R_{D S E T 2}}{R_{D S E T 1}+R_{D S E T 2}}-V_{R A M P B}}{V_{R A M P P}-V_{R A M P B}} \times 100
$$

If:
$R_{\text {DSET } 1}=20 \mathrm{k} \Omega$, RDSET $=10 \mathrm{k} \Omega$
$D_{P W M}(T y p)=\frac{3.00 \times \frac{10 \mathrm{k} \Omega}{20 \mathrm{k} \Omega+10 \mathrm{k} \Omega}-0.40}{2.40-0.40} \times 100=30.0$
Where:
$V_{R A M P P}$ is the internal ramp peak voltage $=2.40 \mathrm{~V}$ (Typ).
$V_{\text {RAMPB }}$ is the internal ramp bottom voltage $=0.40 \mathrm{~V}$ (Typ).


At UVLO detection, OVP detection, SCP detection (during hiccup operation), TSD detection or EN = Low input, the internal ramp waveform becomes $\mathrm{V}_{\text {RAMPB }}$ voltage.

## 4 PWM Dimming (PWMDIM) - continued

4.3 PWM Dimming by External Pulse Signal Input

When the DRL/PWMI pin voltage is VDRLIH or more, it operates at PWM $100 \%$ duty setting. When the DRL/PWMI pin voltage is VDRLI or less, it operates at the PWM dimming duty set by the DSET pin. Therefore, to control PWM dimming with external PWM pulse signal, connect the DSET pin to GND and input the PWM signal to the DRL/PWMI pin.

4.4 DRL Mode (100 \% Duty) Enable Input

Switching between PWM dimming mode and DRL mode (100 \% Duty) can be done with the input voltage at DRL/PWMI pin. When the DRL/PWMI pin voltage is VRRLIH or more, it operates at PWM $100 \%$ duty setting. When the DRL/PWMI pin voltage is VDRLIL or less, it operates at the PWM dimming duty set by the DSET pin.
Because the DRL/PWMI pin is composed of a high-voltage element, it is possible to directly input the battery voltage. The DRL/PWMI pin is pulled down by current.
Considering the short circuit between the DRL/PWMI pin and the VDRV5 pin, it is recommended to insert a limiting resistor $\mathrm{R}_{\mathrm{DRL}}$ ( $47 \mathrm{k} \Omega$ or more) as shown below figure.


DRL Mode (100 \% Duty) Switching Application Example

## Description of Blocks - continued

## 5 Analog Dimming (DCDIM)

BD18353EFV-M/MUF-M has two systems of analog dimming function. For example, it can be used as in Figure 2. (a)
Thermal Derating Function and BIN Setting Function or in Figure 2. (b) Thermal Derating Function and Input Low Voltage Derating Function.
When the DCDIM1 or DCDIM2 pin (The lower voltage takes precedence) becomes 2.2 V (Typ) or less, the LED current decreases.
When not using the analog dimming function, set it to 2.5 V or more, such as connecting DCDIM1, DCDIM2 voltage to the VREF3 pin.
When the analog dimming rate is low, DC/DC control may become unstable and the LED may flicker.
Confirm enough in the evaluation.


Figure 2. Analog Dimming Application Example


Figure 3. Vsns vs DCDIM1, DCDIM2 Voltage

## Description of Blocks - continued

## 6 Enable Setting (EN)

The BD18353EFV-M/MUF-M can be ON/OFF controlled by the EN pin. It is possible to set the EN pin voltage by a resistor voltage divider from VIN.

$$
\begin{aligned}
& V_{I N O N}=\frac{\left(R_{E N 1}+R_{E N 2}\right)}{R_{E N 2}} \times V_{E N I H} \\
& V_{I N O F F}=\frac{\left(R_{E N 1}+R_{E N 2}\right)}{R_{E N 2}} \times V_{E N I L}
\end{aligned}
$$

Where:
$V_{\text {ENIH }}$ is the EN High level threshold voltage $=1.0 \mathrm{~V}$ (Typ).
$V_{\text {ENIL }}$ is the EN Low level threshold voltage $=0.9 \mathrm{~V}$ (Typ).


When the EN pin voltage becomes VENil or less, the PDRV pin outputs High level to turn off external P-ch MOSFET. DC/DC is stopped and the GL pin outputs Low level.
When pulling up to the VIN pin to fix the EN pin to High, considering the short circuit between the EN pin and the GND pin, it is recommended to insert a limiting resistor.

## 7 Switching Frequency Setting (OSC)

The switching frequency of the DC/DC can be set by the resistor $R_{R T}$ connected to the RT pin.

$$
\begin{array}{ll}
f_{S W 1} \fallingdotseq \frac{9900}{R_{R T}} \times 10^{3} & {[\mathrm{kHz}](200 \mathrm{kHz} \text { to } 700 \mathrm{kHz})} \\
f_{S W 2} \fallingdotseq \frac{9000}{R_{R T}} \times 10^{3} & {[\mathrm{kHz}](2.0 \mathrm{MHz} \text { to } 2.5 \mathrm{MHz})}
\end{array}
$$

8 Spread Spectrum Frequency Modulation (SSFM)
BD18353EFV-M/MUF-M has built-in spread spectrum function. It operates at a frequency of $\pm 6 \%$ (Typ) around the frequency $f_{s w}$ set by $R_{R T}$. The spread spectrum function can be set to ON/OFF by the SSFM_B pin.
To use the spread spectrum function, pull down the SSFM_B pin to GND.
In case the spread spectrum function will not be used, pull up the SSFM_B pin to the VDRV5 pin.
Considering a short circuit between the SSFM_B pin and the PDRV pin, it is recommended to insert a pull up resistor or a pull down resistor ( $47 \mathrm{k} \Omega$ or more).

## Description of Blocks - continued

## 9 Protection Function

9.1 Under Voltage Lock Out (UVLO)

UVLO is a protection circuit that prevents IC malfunction at power-on or power-off.
When the VIN pin voltage becomes Vinuvd or less or the VDRV5 pin voltage becomes VDRv5uvd or less, the PDRV pin outputs high level to turn off external P-ch MOSFET. DC/DC is stopped and GL outputs low level.
9.2 Thermal Shutdown (TSD)

TSD shuts down circuits at $175{ }^{\circ} \mathrm{C}(\mathrm{Typ})$ and release them at $150^{\circ} \mathrm{C}$ (Typ).
9.3 Over Current Protection (OCP)

When the CS pin voltage becomes Vcsocp or more, over current is detected and the GL pin outputs Low until the next switching cycle.
9.4 Over Voltage Protection (OVP)

OVP voltage can be set by dividing resistors Ropud1, Ropud2 connected between DC/DC output and GND.
LED open failure can also be detected by the OVP function.
The detection voltage Vout_ovp is set by the following formula.

$$
V_{\text {OUT_OVP }}=\frac{R_{\text {OPUD } 1}+R_{\text {OPUD } 2}}{R_{\text {OPUD } 2}} \times V_{O V P} \quad[\mathrm{~V}]
$$

Where:
$V_{\text {OVP }}$ is the over voltage protection detect voltage $=1.00 \mathrm{~V}$ (Typ).
When OVP is detected, the PDRV pin outputs high level to turn off the external P-ch MOSFET. DC/DC stops and GL outputs low level. FAULT_B outputs low level and outputs error detection.
OVP has hysteresis, and when the OPUD pin voltage becomes Vovp - Vovphys or less, DC/DC restarts. When the LED is open, OVP is detected again and the OVP detection operation is repeated. When OVP is released and the voltage between the SNSP pin and the SNSN pin becomes VsG (Status Good Voltage) or more, FAULT_B outputs high level. FAULT_B holds low output until tfault_bl elapses after OVP is released.


Figure 4. OVP Setting Circuit


Figure 5. Timing Chart (OVP)

## 9 Protection Function - continued

9.5 Internal Over Voltage Protection (INTOVP)

If the LED opens with the resistor RopuD1 open or the OPUD pin grounded (dual fail), the $\mathrm{DC} / \mathrm{DC}$ is over voltage and the IC destroyed.
The BD18353EFV-M/MUF-M has an internal OVP circuit that monitors the SNSP pin voltage and prevents destruction of the IC.
However, since the threshold value is fixed (Vintovp), when the absolute voltage of the external parts is low, the parts may be destroyed.
When INTOVP is detected, the PDRV pin outputs High level to turn off the external P-ch MOSFET. DC/DC stops and GL outputs low level. FAULT_B outputs Low level and outputs error detection. When INTOVP is released and the voltage between the SNSP pin and the SNSN pin becomes Vsg or more, FAULT_B outputs high level.
FAULT_B holds low output until tfault_bl elapses after OVP is released.


## 9 Protection Function - continued

9.6 Under Voltage Detection (UVD)

UVD voltage can be set by dividing resistors Ropud1, Ropud2 connected between DC/DC output and GND. The detection voltage (Vout_uvd) is set by the following formula.

$$
V_{O U T_{-} U V D}=\frac{R_{O P U D 1}+R_{O P U D 2}}{R_{O P U D 2}} \times V_{U V D} \quad[\mathrm{~V}]
$$

Where:
$V_{U V D}$ is the under voltage detection threshold voltage $=100 \mathrm{mV}$ (Typ).
UVD is detected when the OPUD pin voltage become VuvD or less. UVD is monitored when the voltage between the SNSP pin and the SNSN pin becomes $V_{S G}$ or more in the ON section of PWM dimming.
After detection the internal counter starts. When the voltage between the SNSP pin and the SNSN pin becomes VsG or more in the ON section of PWM dimming, it counts up. When the total time reaches tuvd, the FAULT_B outputs becomes Low.
After UVLO, TSD, SCP, OVP is released or after EN = High input, until tuvdos has elapsed, UVD does not be detected.


## 9 Protection Function - continued

9.7 Short Circuit Protection (SCP)

When the anode of the LED is shorted to GND, the voltage between the SNSP pin and the SNSN pin can be monitored and protected by SCP.
When the voltage between the SNSP pin and the SNSN pin become $\mathrm{V}_{\text {scpon }}$ or more, SCP is detected after SCP delay time (tscpdiy).
When SCP is detected, the PDRV pin outputs High level to turn off the external P-ch MOSFET. DC/DC stops and GL outputs Low level. FAULT_B outputs Low level and outputs error detection.
Restart after hiccup time (thiccup) elapses. If the anode of the LED is shorted to GND, the SCP is detected again and the operation is repeated.
FAULT_B holds Low output until tfault_bl after restart.


Figure 6. Timing Chart (SCP)
When the anode of the LED is shorted to GND, the voltage between the SNSP pin and the SNSN pin may exceed the absolute voltage. It is recommended to insert a PNP transistor as shown below figure and clamp the voltage. Design to take full consideration of power dissipation of Rsws and P-ch MOSFET.


Figure 7. Example of Current Clamp Circuit

## Description of Blocks - continued

10 Outputs Abnormal Status (FAULT_B)
The following table summarizes the device behavior under fault condition.

| Protection Function | Operation at Detection |  |  | FAULT_B Output |
| :--- | :---: | :---: | :---: | :---: |
|  | DC/DC | PDRV Pin | COMP Pin |  |
| EN = Low Detect | OFF | High (= SNSP) | Discharge | Hiz |
| VIN UVLO Detect | OFF | High (= SNSP) | Discharge | Hiz |
| VDRV5 UVLO Detect | OFF | High (= SNSP) | Discharge | Hiz |
| TSD Detect | OFF | High (= SNSP) | Discharge | - |
| DC/DC <br> OCP Detect | OFF | - | - | Low |
| DC/DC <br> OVP Detect | OFF | High (= SNSP) | Discharge | Low |
| DC/DC <br> INTOVP Detect | OFF | High (= SNSP) | Discharge | Low (after counting tuvD) |
| DC/DC <br> UVD Detect | - | - | - | Low |
| SCP Detect | OFF | High (= SNSP) | Discharge |  |


| Absolute Maximum Ratings ( $\mathrm{Tj}=25^{\circ} \mathrm{C}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter | Symbol | Rating | Unit |
| Supply Pin Voltage (VIN) | VIN | -0.3 to +70 | V |
| EN, DRL/PWMI Pin Voltage | Ven, Vdrlpwim | -0.3 to +70 | V |
| SNSP, SNSN Pin Voltage | $\mathrm{V}_{\text {SNSP, }} \mathrm{V}_{\text {SNSN }}$ | -0.3 to +70 | V |
| PDRV Pin Voltage | $V_{\text {PDRV }}$ | -0.3 to +70 | V |
| OPUD, SSFM_B Pin Voltage | Vopud, VSSFm_b | -0.3 to +70 | V |
| SNSP to OPUD Pin Voltage | Vsnsp_opud | -7 to +70 | V |
| SNSP to SSFM_B Pin Voltage | Vsnsp_ssfm_B | -7 to +70 | V |
| SNSP to SNSN Pin Voltage | Vsnsp_SNSN | -0.3 to +0.6 | V |
| SNSP to PDRV Pin Voltage | VSNSP_PDRV | -0.3 to +10 | V |
| VDRV5 Pin Voltage | V ${ }_{\text {dVV }}$ | -0.3 to +7 | V |
| VIN to VDRV5 Pin Voltage | VVIn_VDRV5 | -0.3 to +70 | V |
| VREF3, DCDIM1, DCDIM2, COMP, RT, DSET Pin Voltage | $V_{\text {REF3, }}, V_{\text {DCDIM1 }}, V_{\text {DCDIM2 }}$, $V_{\text {comp, }} \mathrm{V}_{\mathrm{Rt}}$, $\mathrm{V}_{\mathrm{DSE}}$ | -0.3 to +7 | V |
| GL, CS Pin Voltage | VGl, Vcs | -0.3 to +7 | V |
| FAULT_B Pin Voltage | Vfault_b | -0.3 to +7 | V |
| Maximum Junction Temperature | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Caution 1: Operating the IC over the absolute between pins and the internal circuirn operated over the absolute maxim <br> Caution 2: Should by any chance the maximu properties of the chip. In case of increasing board size and copper | ratings may damage the IC. T fore, it is important to conside <br> temperature rating be exceed this absolute maximum rating not to exceed the maximum jun | be a short circu easures, such as <br> ture of the chip thermal resist g. | an ope case rioratio nsider |

Thermal Resistance ${ }^{\text {(Note 1) }}$

| Parameter | Symbol | Thermal Resistance (Typ) |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $1 \mathrm{~s}^{\text {(Note }}$ 3) | $2 \mathrm{~s} 2 \mathrm{p}^{\text {(Note 4) }}$ |  |
| HTSSOP-B20 |  |  |  |  |
| Junction to Ambient | $\theta_{\text {JA }}$ | 143.0 | 26.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Top Characterization Parameter ${ }^{\text {(Note 2) }}$ | $\Psi_{\text {JT }}$ | 8 | 4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| VQFN20FV3535 |  |  |  |  |
| Junction to Ambient | $\theta_{\text {JA }}$ | 181.9 | 50.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Top Characterization Parameter ${ }^{(N o t e}$ 2) | $\Psi_{J T}$ | 19 | 7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(Note 1) Based on JESD51-2A(Still-Air).
(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
(Note 3) Using a PCB board based on JESD51-3
(Note 4) Using a PCB board based on JESD51-5, 7.

| Layer Number of <br> Measurement Board | Material | Board Size |
| :---: | :---: | :---: |
| Single | FR-4 | $114.3 \mathrm{~mm} \times 76.2 \mathrm{~mm} \times 1.57 \mathrm{mmt}$ |


| Top |  |
| :---: | :---: |
| Copper Pattern | Thickness |
| Footprints and Traces | $70 \mu \mathrm{~m}$ |


| Layer Number of Measurement Board | Material | Board Size |  | Thermal Via ${ }^{\text {(Note 5) }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Pitch | iameter |
| 4 Layers | FR-4 | $114.3 \mathrm{~mm} \times 76.2 \mathrm{~mm} \times 1.6 \mathrm{mmt}$ |  | 1.20 mm | 0.30 mm |
| Top |  | 2 Internal Layers |  | Bottom |  |
| Copper Pattern | Thickness | Copper Pattern | Thickness | Copper Pattern | Thickness |
| Footprints and Traces | $70 \mu \mathrm{~m}$ | $74.2 \mathrm{~mm} \times 74.2 \mathrm{~mm}$ | $35 \mu \mathrm{~m}$ | $74.2 \mathrm{~mm} \times 74.2 \mathrm{~mm}$ | $70 \mu \mathrm{~m}$ |

[^0]
## Recommended Operating Condition

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (VIN) ${ }^{(\text {Note 1) }}$ | VIN | 5 | 13 | 65 | V |
| Output Voltage (SNSP) | V ${ }_{\text {SNSP }}$ | - | - | 65 | V |
| PWM Frequency Input | fpWmi | 30 | - | 2000 | Hz |
| PWM Minimum Pulse Width | $\mathrm{tmin}^{\text {m }}$ | 10 | - | - | $\mu \mathrm{s}$ |
| Switching Frequency | fsw | 200 | - | 2500 | kHz |
| Operating Ambient Temperature | Topr | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

(Note 1) ASO should not be exceeded.

Recommended Setting Parts Range

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitor Connecting to the VIN Pin ${ }^{(\text {Note } 2)}$ | Cvin | 1.4 | 2.2 | 3.3 | $\mu \mathrm{F}$ |
| Capacitor Connecting to the VDRV5 Pin ${ }^{(N o t e}$ 2) | CVDRV5 | 1.4 | 2.2 | 3.3 | $\mu \mathrm{F}$ |
| Capacitor Connecting to the COMP Pin ${ }^{(\text {Note } 2)}$ | Ccomp | 0.6 | 1.0 | 1.5 | $\mu \mathrm{F}$ |
| Total DC/DC Output Capacitor ${ }^{(\text {Note } 2)}$ | Cout | 10 | - | - | $\mu \mathrm{F}$ |
| Resistor Connecting to the EN Pin | $\mathrm{ReN}_{\text {1 }}$, Ren2 | 4.7 | - | 100 | $\mathrm{k} \Omega$ |
| Resistor Connecting to the COMP Pin | Rсомp | - | 33 | 100 | $\Omega$ |
| Resistor Connecting to the RT Pin | $\mathrm{R}_{\text {RT }}$ | 3.9 | - | 49 | $\mathrm{k} \Omega$ |
| Resistor Connecting to the DSET1,DSET2 Pin | R ${ }_{\text {dSET1 }}$, R R ${ }_{\text {dSET2 }}$ | 4.7 | - | 100 | $\mathrm{k} \Omega$ |
| Resistor Connecting to the FAULT_B Pin | Rfault_b | 10 | - | - | k $\Omega$ |
| Resistor Connecting to the SSFM_B Pin | Rssfm_b | 47 | - | - | $\mathrm{k} \Omega$ |
| Resistor Connecting to the DRL/PWMI Pin | R ${ }_{\text {dRL }}$ | 47 | - | - | $\mathrm{k} \Omega$ |

[^1]
## Electrical Characteristics

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| [Total] |  |  |  |  |  |  |
| VIN Circuit Current 1 | lin 1 | - | 380 | 580 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$, No switching |
| VIN Circuit Current 2 | IIN2 | - | 1.7 | 2.3 | mA | $\begin{aligned} & \mathrm{V}_{\text {EN }}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {SNSP_SNSN }}>\mathrm{V}_{\text {SNS_ }} 100 \% \\ & \mathrm{~V}_{\text {DCDIM1 }}=\mathrm{V}_{\text {DCDIM2 }}=3.0 \mathrm{~V} \end{aligned}$ |
| VIN UVLO Detect Voltage | Vinuvd | 4.10 | 4.30 | 4.49 | V | VIN falling |
| VIN UVLO Release Voltage | Vinuvr | 4.49 | 4.70 | 4.91 | V | VIN rising |
| VIN UVLO Hysteresis Voltage | Vinuviys | - | 0.4 | - | V | Vinuvr - Vinuvd |
| VDRV5 UVLO Detect Voltage | Vorv5uvd | 3.94 | 4.15 | 4.38 | V | $V_{\text {DRV5 }}$ falling |
| VDRV5 UVLO Release Voltage | V DRV5UVR | 4.22 | 4.45 | 4.68 | V | V ${ }_{\text {DRV5 }}$ rising |
| VDRV5 UVLO Hysteresis Voltage | VDRV5UVHYs | - | 0.3 | - | V | VDRV5UVR - Vorvsuvd |
| [Reference Voltage] |  |  |  |  |  |  |
| VDRV5 Reference Voltage | VDRV5 | 4.76 | 5.00 | 5.25 | V | $\begin{aligned} & \text { CVDRV5 }=2.2 \mu \mathrm{~F} \\ & \text { IVDRV5 }=0 \mathrm{~mA} \text { to } 10 \mathrm{~mA} \text { load } \end{aligned}$ |
| VDRV5 Drop Voltage | VDRV5DP | - | 0.25 | 0.65 | V | $\begin{aligned} & \hline \text { VIN }=4.75 \mathrm{~V} \\ & \text { IVDRV5 }=10 \mathrm{~mA} \text { load } \end{aligned}$ |
| VDRV5 Output Current Limit | IdRV5LM | 45 | - | - | mA |  |
| VREF3 Reference Voltage | $V_{\text {Ref } 3}$ | 2.91 | 3.00 | 3.09 | V | IVREF3 $=0 \mathrm{~mA}$ to 2 mA load |
| VREF3 Output Current Limit | IrefzLm | 2 | - | - | mA |  |
| [EN] |  |  |  |  |  |  |
| EN Pull Down Current | IEN | 0.6 | 1.2 | 1.8 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ |
| EN High Level Threshold Voltage | Venim | 0.96 | 1.00 | 1.04 | V | VEN rising |
| EN Low Level Threshold Voltage | $V_{\text {Enil }}$ | 0.86 | 0.90 | 0.94 | V | $V_{\text {EN }}$ falling |
| EN Hysteresis Voltage | Venhys | - | 0.1 | - | V | $\mathrm{V}_{\text {enih }}$ - $\mathrm{V}_{\text {enil }}$ |
| [OSCILLATOR Circuit] |  |  |  |  |  |  |
| Switching Frequency 1 | fsw1 | 270 | 300 | 330 | kHz | $\mathrm{R}_{\mathrm{R} T}=33 \mathrm{k} \Omega$ |
| Switching Frequency 2 | fsw2 | 2070 | 2300 | 2530 | kHz | $\mathrm{R}_{\text {RT }}=3.9 \mathrm{k} \Omega$ |
| RT Output Voltage | $V_{\text {RT }}$ | - | 0.8 | - | V | Vssfm_b $=4 \mathrm{~V}$ |
| Spread Spectrum Frequency | fssfm | - | fsw/1024 | - | Hz | $\mathrm{V}_{\text {SSFM_B }}=0 \mathrm{~V}$ |
| Spread Spectrum Frequency Modulation Width | fssfmw | - | $\pm 6$ | - | \% | $\mathrm{V}_{\text {SSFm_B }}=0 \mathrm{~V}$ |
| SSFM_B High Level Input Voltage | Vssfm_biH | 3.0 | - | - | V | Spread spectrum disable |
| SSFM B Low Level Input Voltage | VSSFm_BIL | - | - | 0.4 | V | Spread spectrum enable |
| SSFM_B <br> Pull Down Resistor | Rssfm_bd | 200 | 400 | 800 | k ת | SSFM_B $=4 \mathrm{~V}$ |

## Electrical Characteristics - continued

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| [ N -ch Gate Driver] |  |  |  |  |  |  |
| GL ON Resistor High | Rglh | - | 1.0 | 2.5 | $\Omega$ | $\mathrm{IGL}=10 \mathrm{~mA}$ load |
| GL ON Resistor Low | Rgll | - | 0.6 | 1.5 | $\Omega$ | I gl $=10 \mathrm{~mA}$ input |
| Minimum OFF Time 1 | toffmin 1 | - | 60 | - | ns | $\mathrm{R}_{\mathrm{RT}}=33 \mathrm{k} \Omega$ |
| Minimum OFF Time 2 | toffmin2 | - | 35 | - | ns | $\mathrm{R}_{\mathrm{RT}}=3.9 \mathrm{k} \Omega$ |
| [DC/DC Current Detection] |  |  |  |  |  |  |
| Over Current Detection Voltage | V csocp | 275 | 300 | 321 | mV | V ${ }_{\text {cs }}$ rising |
| CS Pin Leading Edge Blanking Time | tcsblk | - | 120 | - | ns |  |
| Slope Compensation Current Peak | Icsslpp | - | 50 | - | $\mu \mathrm{A}$ |  |
| CS to COMP Level Shift Voltage | Vcscmpls | - | 1.26 | - | V | No slope compensation added |
| [Error Amplifier] |  |  |  |  |  |  |
| Trans Conductance | gм | - | 1300 | - | $\mu \mathrm{S}$ | $V_{\text {SNSP_SNSN }}=166.5 \mathrm{mV}$ |
| COMP Sink Current | Icompsi | - | 200 | - | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {SNSP_SNSN }}=83.3 \mathrm{mV} \\ & V_{\text {DCDIM } 1}=V_{\text {DCDIM } 2}=0 \mathrm{~V} \end{aligned}$ |
| COMP Source Current | Icompso | - | 200 | - | $\mu \mathrm{A}$ | $V_{\text {SNSP_SNSN }}=83.3 \mathrm{mV}$ <br> $\mathrm{V}_{\text {DCDIM } 1}=\mathrm{V}_{\text {DCDIM } 2}=3.0 \mathrm{~V}$ |

## Electrical Characteristics - continued

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| [Current Sense Amplifier] |  |  |  |  |  |  |
| LED Current Sense Voltage 100 \% | VSNS_100\% | 165.0 | 166.7 | 171.7 | mV |  |
|  |  | 161.7 | 166.7 | 171.7 | mV |  |
| LED Current Sense Voltage 90 \% | Vsns_90\% | 146 | 150 | 153 | mV | $\mathrm{V}_{\text {SNS_90 }} \%=\mathrm{V}_{\text {SNSP }}-\mathrm{V}_{\text {SNSN }}$ <br> $\mathrm{V}_{\text {SNSN }}=0 \mathrm{~V}, 30 \mathrm{~V}$ <br> $V_{\text {DCDIM }}=2.0 \mathrm{~V}$ <br> $\mathrm{V}_{\text {DCDIM2 }}=2.5 \mathrm{~V}$ |
| LED Current Sense Voltage 10 \% | VSNS_10 \% | 13.7 | 16.7 | 19.7 | mV | VSNS_10\% = VSNSP - VSNSN <br> $\mathrm{V}_{\text {SNSN }}=0 \mathrm{~V}, 30 \mathrm{~V}$ <br> $\mathrm{V}_{\text {DCDIM } 1}=0.4 \mathrm{~V}$ <br> $\mathrm{V}_{\text {DCDIM2 }}=2.5 \mathrm{~V}$ |
| Common-mode Input Range High Side Voltage Detection | VSnsn_hss | 1.9 | 2.0 | 2.1 | V | $V_{\text {SNSN }}$ rising |
| Common-mode Input Range Low Side Voltage Detection | VSNSN_LSS | 1.8 | 1.9 | 2.0 | V | VsNSN falling |
| SNSP Pin Input Current High Side Voltage | Isnsp_hss | 160 | 330 | 530 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VSNSP_SNSN }=166.5 \mathrm{mV} \\ & \mathrm{~V}_{\text {SNSN }}=60 \mathrm{~V} \end{aligned}$ |
| SNSN Pin Input Current High Side Voltage | Isnsn_hss | 18 | 35 | 54 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VSNSP_SNSN }=166.5 \mathrm{mV} \\ & \text { VSNSN }=60 \mathrm{~V} \end{aligned}$ |
| SNSP Pin Input Current Low Side Voltage | ISNSP_Lss | -8 | -4 | -2 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\text {SNSP_SNSN }}=166.5 \mathrm{mV} \\ & \mathrm{~V}_{\text {SNSN }}=0 \mathrm{~V} \end{aligned}$ |
| SNSN Pin Input Current Low Side Voltage | Isnsn_Lss | -92 | -50 | -28 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { VSNSP_SNSN }=166.5 \mathrm{mV} \\ & \text { VSNSN }=0 \mathrm{~V} \end{aligned}$ |
| Short Circuit Protection Threshold Voltage | Vscpon | 325 | 350 | 375 | mV | VSNSP_SNSN rising |
| Short Circuit Protection Delay Time | tscpdur | 40 | 50 | 60 | $\mu \mathrm{s}$ |  |
| Hiccup Time | thiccup | 33 | 40 | 48 | ms | Short circuit detect |
| [Over Voltage Protection / Under Voltage Detection] |  |  |  |  |  |  |
| Over Voltage Protection Detect Voltage | Vovp | 0.96 | 1.00 | 1.04 | V | Vopud rising |
| Over Voltage Protection Hysteresis Voltage | Vovphys | - | 0.1 | - | V |  |
| Under Voltage Detection Threshold Voltage | Vuvd | - | 100 | - | mV |  |
| Internal Over Voltage Protection Detect Voltage | Vintovp | 65 | - | - | V | VsNsp monitor |

## Electrical Characteristics - continued

(Unless otherwise specified $\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{Tj}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limit |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| [PWM Dimming] |  |  |  |  |  |  |
| PWM Dimming Frequency | fpwm | 320 | 400 | 480 | Hz |  |
| Internal Ramp Bottom Voltage | Vrampb | $\begin{gathered} V_{\text {REF } 3} / 3 x \\ 0.4-0.02 \end{gathered}$ | $\mathrm{V}_{\mathrm{REF} 3} / 3 \mathrm{x}$ | $\begin{aligned} & V_{\text {REFF3 }} / 3 x \\ & 0.4+0.02 \\ & \hline \end{aligned}$ | V |  |
| Internal Ramp Peak Voltage | $V_{\text {Rampp }}$ | $\begin{aligned} & V_{\text {REF3 }} / 3 x \\ & 2.4-0.02 \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{REF} 3} / 3 \mathrm{x} \\ 2.4 \end{gathered}$ | $\begin{aligned} & V_{\text {REF3 }} / 3 x \\ & 2.4+0.02 \end{aligned}$ | V |  |
| DSET Pin Input Current | IdSET | - | 0 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DSET }}=3.0 \mathrm{~V}$ |
| PDRV Pull Up ON Resistor | Rpdrv_u | - | 20 | 50 | $\Omega$ | $\begin{aligned} & \text { IPDRV }=10 \mathrm{~mA} \text { load } \\ & V_{\text {SNSP }}=30 \mathrm{~V} \\ & V_{\text {DSET }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DRLPWMI }}=0 \mathrm{~V} \end{aligned}$ |
| PDRV Pull Down Current | IPDRV_D | 17 | 38 | 65 | mA | $\begin{aligned} & V_{\text {SNSP_PDRV }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SNSP }}=30 \mathrm{~V} \\ & \mathrm{~V}_{\text {DSET }}=5 \mathrm{~V}, \mathrm{~V}_{\text {DRLIPWMI }}=0 \mathrm{~V} \end{aligned}$ |
| PDRV Output Low Voltage | VPDRVOL | 6.5 | 7.5 | 9.0 | V | VSNSP_PDRV, $\mathrm{V}_{\text {SNSP }}=30 \mathrm{~V}$ |
| [DRL Mode] |  |  |  |  |  |  |
| DRL/PWMI Threshold Voltage DRL Mode | V ${ }_{\text {drLIH }}$ | 1.42 | 1.50 | 1.58 | V | V ${ }_{\text {DRL/PWMI }}$ rising |
| DRL/PWMI Threshold Voltage PWM Mode | V ${ }_{\text {drLIL }}$ | 0.95 | 1.00 | 1.05 | V | VorLPWMm falling |
| DRL/PWMI Hysteresis Voltage | VDrLIHYS | - | 0.5 | - | V | Vorlih - Vorlil |
| DRL/PWMI Pull Down Current | IDRLPWMM | 0.5 | 1.0 | 2.0 | $\mu \mathrm{A}$ | $V_{\text {dRL/PWMI }}=5 \mathrm{~V}$ |
| [Analog Dimming] |  |  |  |  |  |  |
| DCDIM1, DCDIM2 0 \% Threshold Voltage | VDCD_0\% | 0.17 | 0.20 | 0.23 | V | VdCDim1, VdCdim2 |
| DCDIM1, DCDIM2 <br> 100 \% Threshold Voltage | VDCD_100 \% | 2.14 | 2.20 | 2.26 | V | Vdcdim1, VdCDim2 |
| DCDIM1, DCDIM2 Pin Input Current | IdcD | - | 0 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {dCDIM }}=\mathrm{V}_{\text {dCDIM } 2}=3.0 \mathrm{~V}$ |
| [Outputs LED Status] |  |  |  |  |  |  |
| FAULT_B Output Low Voltage | VFAult_bol | - | 0.1 | 0.4 | V | $\mathrm{I}_{\text {fault_b }}=5 \mathrm{~mA}$ input |
| FAULT_B Leak Current | Ifault_b | - | 0 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {FAULT_B }}=5.5 \mathrm{~V}$ |
| Under Voltage Detection Time | tuvD | 16 | 20 | 24 | ms |  |
| Under Voltage Detection Disable Time | tuvdois | 16 | 20 | 24 | ms | EN = Low to High VIN UVLO release VDRV5 UVLO release TSD release |
| FAULT_B Pin Holds Low Output Time | $\mathrm{t}_{\text {FAULT_BL }}$ | 16 | 20 | 24 | ms | SCP release OVP release |
| Status Good Voltage | VsG | - | 20 | - | mV | VSNSP_SNSN rising |

## Typical Performance Curves

(Unless otherwise specified $\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{Tj}=+25^{\circ} \mathrm{C}$ )


Figure 8. VIN Circuit Current 1 vs Supply Voltage


Figure 9. VIN Circuit Current 2 vs Supply Voltage


Figure 10. VIN UVLO Detect/Release Voltage vs Temperature


Figure 11. VDRV5 Reference Voltage vs Temperature

Typical Performance Curves - continued
(Unless otherwise specified $\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{Tj}=+25^{\circ} \mathrm{C}$ )


Figure 12. VREF3 Reference Voltage vs Temperature (IVREF3 $=0 \mathrm{~mA}$ to 2 mA load)


Figure 14. Switching Frequency 2 vs Temperature $\left(R_{R T}=3.9 \mathrm{k} \Omega\right)$


Figure 13. Switching Frequency 1 vs Temperature ( $\mathrm{R}_{\mathrm{RT}}=33 \mathrm{k} \Omega$ )


Figure 15. Minimum OFF Time vs Resistor Connecting to the RT Pin

Typical Performance Curves - continued
(Unless otherwise specified $\mathrm{V}_{\mathbb{I N}}=13 \mathrm{~V}, \mathrm{Tj}=+25^{\circ} \mathrm{C}$ )


Figure 16. LED Current Sense Voltage 100 \% vs Temperature
$\left(\right.$ Vдсdim $^{1}=$ Vдсоім2 $\left.=2.5 \mathrm{~V}\right)$


Figure 18. LED Current Sense Voltage 10 \% vs Temperature
$\left(\mathrm{V}_{\text {dcdim }}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {dcdim2 }}=2.5 \mathrm{~V}\right)$


Figure 17. LED Current Sense Voltage 90 \% vs Temperature
$\left(\right.$ Vоcilim $\left.=2.0 \mathrm{~V}, \mathrm{~V}_{\text {dcdim }}=2.5 \mathrm{~V}\right)$


Figure 19. Common-mode Input Range High Side Voltage Detection vs Temperature

Typical Performance Curves - continued
(Unless otherwise specified $\mathrm{V}_{\mathbb{I N}}=13 \mathrm{~V}, \mathrm{Tj}=+25^{\circ} \mathrm{C}$ )


Figure 20. Over Voltage Protection Detect Voltage vs Temperature


Figure 22. PWM Dimming Frequency vs Temperature


Figure 21. Under Voltage Detection Threshold Voltage vs Temperature


Figure 23. PWM Dimming Duty vs DSET Voltage

Typical Performance Curves - continued
(Unless otherwise specified $\mathrm{V}_{\mathrm{IN}}=13 \mathrm{~V}, \mathrm{Tj}=+25^{\circ} \mathrm{C}$ )


Figure 24. PDRV Output Low Voltage vs Temperature


Figure 25. Hiccup Time vs Temperature


Figure 26. PDRV Output Low Voltage vs SNSP Voltage

## Typical Performance Curves - continued

(Application Examples 1 BOOST (Position Mode / DRL Mode))


Figure 27. EN Power ON (DRL Mode)


Figure 29. VIN Power ON (DRL Mode)


Figure 28. EN Power ON (PWM Mode)

Figure 30. VIN Power OFF (DRL Mode)

## Typical Performance Curves - continued

(Application Examples 1 BOOST (Position Mode / DRL Mode))


Figure 31. VIN Power ON (PWM Mode)


Figure 32. VIN Power OFF (PWM Mode)


Figure 33. PWM Mode $\rightarrow$ DRL Mode


Figure 34. DRL Mode $\rightarrow$ PWM Mode

## Typical Performance Curves - continued

(Application Examples 1 BOOST (Position Mode / DRL Mode))


Figure 35. LED Open Operation (Normal $\rightarrow$ Open) DRL Mode


Figure 37. SCP Operation (Normal $\rightarrow$ Short)
DRL Mode


Figure 36. LED Open Operation (Open $\rightarrow$ Normal) DRL Mode)


Figure 38. SCP Operation (Short $\rightarrow$ Normal)
DRL Mode

## Typical Performance Curves - continued

(Application Examples 1 BOOST (Position Mode / DRL Mode))


Figure 39. LED Open Operation (Normal $\rightarrow$ Open) PWM Mode


Figure 41. SCP Operation (Normal $\rightarrow$ Short) PWM Mode


Figure 40. LED Open Operation (Open $\rightarrow$ Normal) PWM Mode


Figure 42. SCP Operation (Short $\rightarrow$ Normal) PWM Mode

## Typical Performance Curves - continued

(Application Examples 1 BOOST (Position Mode / DRL Mode))


Figure 43. SSFM Operation (DRL Mode)


Figure 44. SSFM Operation (PWM Mode)

## Application Examples

## 1 BOOST (Position Mode / DRL Mode)

BATT $=8 \mathrm{~V}$ to 18 V
LED $=8$ series, Vf = 3.0 V (Typ), 3.5 V (Max)
LED Current $=1.04 \mathrm{~A}$
VIN Enable Threshold $=6.1 \mathrm{~V}$
OVP Setting Voltage $=51.9 \mathrm{~V}$
DC/DC Switching Frequency $=300 \mathrm{kHz}$


1 BOOST (Position Mode / DRL Mode) - continued
1.1 Recommended Parts List

| Parts | Symbol | Parts Name | Value | Unit | Product Maker |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IC | U1 | BD18353EFV-M/MUF-M | - | - | ROHM |
| Resistor | Ren1 | MCR03 | 51 | k $\Omega$ | ROHM |
|  | Ren2 | MCR03 | 10 | k $\Omega$ | ROHM |
|  | Rdset1 | MCR03 | 39 | k $\Omega$ | ROHM |
|  | Rdset2 | MCR03 | 10 | k $\Omega$ | ROHM |
|  | Rcomp | MCR03 | 33 | $\Omega$ | ROHM |
|  | $\mathrm{R}_{\text {RT }}$ | MCR03 | 33 | k $\Omega$ | ROHM |
|  | Rfault_b | MCR03 | 10 | k $\Omega$ | ROHM |
|  | RSsfm_B | MCR03 | 47 | k $\Omega$ | ROHM |
|  | RPDRV | MCR03 | 0 | $\Omega$ | ROHM |
|  | Rsns | LTR18 | 0.16 | $\Omega$ | ROHM |
|  | Ropud1 | MCR03 | 560 | k $\Omega$ | ROHM |
|  | Ropud2 | MCR03 | 11 | k $\Omega$ | ROHM |
|  | Rcs | LTR18 | 0.024 | $\Omega$ | ROHM |
|  | RGL | MCR03 | 10 | $\Omega$ | ROHM |
|  | RsLp | MCR03 | 0 | k $\Omega$ | ROHM |
|  | R DRL | MCR03 | 10 | k $\Omega$ | ROHM |
| Capacitor | Cfilt | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | $\mathrm{Cl}_{\mathrm{IN} 1}$ | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | CIN2 | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | CIn3 | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | Cvin | GCM188L81H104KA | 0.1 | $\mu \mathrm{F}$ | murata |
|  | $\mathrm{Cen}^{\text {d }}$ | GCM155R71H103KA | 0.01 | $\mu \mathrm{F}$ | murata |
|  | Cоомp | GCM21BR11E105KA | 1 | $\mu \mathrm{F}$ | murata |
|  | Copud | GCM155R72A102KA | 1000 | pF | murata |
|  | Cvdrv5 | GCM21BR71E225KA | 2.2 | $\mu \mathrm{F}$ | murata |
|  | Cout1 | GCJ188R72A104KA | 0.1 | $\mu \mathrm{F}$ | murata |
|  | Coutr, Coutz, Cout4, Cout5 | GCM32DC72A475KE | 4.7 | $\mu \mathrm{F}$ | murata |
| Inductor | Lfilt | CLF6045NIT-2R2N-D | 2.2 | $\mu \mathrm{H}$ | TDK |
|  | L1 | MSS1278-103MLB | 10 | $\mu \mathrm{H}$ | Coil Craft |
| Diode MOSFET | D1 | RBQ10BM65AFHTL | - | - | ROHM |
|  | M1 | IRLR3110ZTRPBF | - | - | Infineon |
| MOSFET | M2 | FDC3535 | - | - | ON <br> Semiconductor |
| Transistor | Q1 | SST2907AHZG | - | - | ROHM |

## Application Examples - continued

## 2 BOOST to VIN (Position Mode / DRL Mode)

Position Mode
Position $=13 \mathrm{~V}$
LED $=4$ series, $\mathrm{Vf}=3.0 \mathrm{~V}$ (Typ)
LED Current $=1.04 \mathrm{~A}$
PWM Frequency $=400 \mathrm{~Hz}$
PWM Dimming Duty = 10.6 \%
VIN Enable Threshold $=6.1 \mathrm{~V}$
OVP Setting Voltage $=51.9 \mathrm{~V}$
DC/DC Switching Frequency $=412$ kHz
DRL Mode
DRL $=13 \mathrm{~V}$
LED $=4$ series, $\mathrm{Vf}=3.0 \mathrm{~V}$ (Typ)
LED Current $=1.04 \mathrm{~A}$
PWM Dimming Duty $=100$ \%
VIN Enable Threshold $=6.1 \mathrm{~V}$
OVP Setting Voltage $=51.9 \mathrm{~V}$
DC/DC Switching Frequency $=412$ kHz


## 2 BOOST to VIN (Position Mode / DRL Mode) - continued

2.1 Recommended Parts List

| Parts | Symbol | Parts Name | Value | Unit | Product Maker |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IC | U1 | BD18353EFV-M/MUF-M | - | - | ROHM |
| Resistor | Ren1 | MCR03 | 51 | $\mathrm{k} \Omega$ | ROHM |
|  | Ren2 | MCR03 | 10 | k $\Omega$ | ROHM |
|  | RdSET1 | MCR03 | 39 | k $\Omega$ | ROHM |
|  | RDSET2 | MCR03 | 10 | k $\Omega$ | ROHM |
|  | Rсомp | MCR03 | 33 | $\Omega$ | ROHM |
|  | RRT | MCR03 | 24 | k $\Omega$ | ROHM |
|  | Rfault_b | MCR03 | 10 | k $\Omega$ | ROHM |
|  | Rssfm_B | MCR03 | 47 | $\mathrm{k} \Omega$ | ROHM |
|  | RPDRV | MCR03 | 0 | $\Omega$ | ROHM |
|  | Rsns | LTR18 | 0.16 | $\Omega$ | ROHM |
|  | Ropud1 | MCR03 | 680 | $\mathrm{k} \Omega$ | ROHM |
|  | Ropud2 | MCR03 | 18 | k $\Omega$ | ROHM |
|  | Rcs | LTR18 | 0.024 | $\Omega$ | ROHM |
|  | RgL | MCR03 | 10 | $\Omega$ | ROHM |
|  | RsLp | MCR03 | 2.4 | k $\Omega$ | ROHM |
|  | Rdrl | MCR03 | 10 | k $\Omega$ | ROHM |
| Capacitor | Cfilt | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | CIN1 | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | CIN2 | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | $\mathrm{Clin3}^{\text {a }}$ | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | Cvin | GCM188L81H104KA | 0.1 | $\mu \mathrm{F}$ | murata |
|  | $\mathrm{C}_{\text {en }}$ | GCM155R71H103KA | 0.01 | $\mu \mathrm{F}$ | murata |
|  | Ссомp | GCM21BR11E105KA | 1 | $\mu \mathrm{F}$ | murata |
|  | Copud | GCM155R72A102KA | 1000 | pF | murata |
|  | CvDRV5 | GCM21BR71E225KA | 2.2 | $\mu \mathrm{F}$ | murata |
|  | Cout1 | GCJ188R72A104KA | 0.1 | $\mu \mathrm{F}$ | murata |
|  | Coutr, Coutz, Cout4, Cout5 | GCM32DC72A475KE | 4.7 | $\mu \mathrm{F}$ | murata |
| Inductor | L1 | MSS1278-103MLB | 10 | $\mu \mathrm{H}$ | Coil Craft |
| Diode | D1 | RBQ10BM65AFHTL | - | - | ROHM |
| MOSFET | M1 | IRLR3110ZTRPBF | - | - | Infineon |
|  | M2 | FDC3535 | - | - | ON Semiconductor |
| Transistor | Q1 | SST2907AHZG | - | - | ROHM |
|  | Q2 | SST2907AHZG | - | - | ROHM |

## Application Examples - continued

## 3 SEPIC

## Position Mode

Position = 13 V
LED $=4$ series, $\mathrm{Vf}=3.0 \mathrm{~V}$ (Typ)
LED Current $=1.04 \mathrm{~A}$
PWM Frequency $=400 \mathrm{~Hz}$
PWM Dimming Duty = 10.6 \%
VIN Enable Threshold $=6.1 \mathrm{~V}$
OVP Setting Voltage $=51.9 \mathrm{~V}$
DC/DC Switching Frequency $=412$ kHz
DRL Mode
DRL $=13 \mathrm{~V}$
LED $=4$ series, $\mathrm{Vf}=3.0 \mathrm{~V}$ (Typ)
LED Current $=1.04 \mathrm{~A}$
PWM Dimming Duty $=100$ \%
VIN Enable Threshold $=6.1 \mathrm{~V}$
OVP Setting Voltage $=51.9 \mathrm{~V}$
DC/DC Switching Frequency $=412$ kHz


## 3 SEPIC - continued

3.1 Recommended Parts List

| Parts | Symbol | Parts Name | Value | Unit | Product Maker |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IC | U1 | BD18353EFV-M/MUF-M | - | - | ROHM |
| Resistor | Ren1 | MCR03 | 51 | k $\Omega$ | ROHM |
|  | Ren2 | MCR03 | 10 | k $\Omega$ | ROHM |
|  | Rdset1 | MCR03 | 39 | $\mathrm{k} \Omega$ | ROHM |
|  | RDSET2 | MCR03 | 10 | k $\Omega$ | ROHM |
|  | R comp | MCR03 | 15 | $\Omega$ | ROHM |
|  | $\mathrm{R}_{\text {RT }}$ | MCR03 | 24 | k $\Omega$ | ROHM |
|  | Rfault_b | MCR03 | 10 | k $\Omega$ | ROHM |
|  | Rssfm_B | MCR03 | 47 | k $\Omega$ | ROHM |
|  | RPDRV | MCR03 | 0 | $\Omega$ | ROHM |
|  | Rsns | LTR18 | 0.16 | $\Omega$ | ROHM |
|  | Ropud1 | MCR03 | 470 | k $\Omega$ | ROHM |
|  | Ropud2 | MCR03 | 11 | k $\Omega$ | ROHM |
|  | Rcs | LTR18 | 0.024 | $\Omega$ | ROHM |
|  | Rgl | MCR03 | 10 | $\Omega$ | ROHM |
|  | RsLP | MCR03 | 2.4 | k $\Omega$ | ROHM |
|  | Rdrl | MCR03 | 10 | k $\Omega$ | ROHM |
| Capacitor | Cin1 | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | Cin2 | GCM32ER71H475KA | 4.7 | $\mu \mathrm{F}$ | murata |
|  | CIn3 | - | - | - | - |
|  | Cvin | - | - | - | - |
|  | Cen | GCM155R71H103KA | 0.01 | $\mu \mathrm{F}$ | murata |
|  | С comp | GCM21BR11E105KA | 1 | $\mu \mathrm{F}$ | murata |
|  | Copud | GCM155R72A102KA | 1000 | pF | murata |
|  | CVdrv5 | GCM21BR71E225KA | 2.2 | $\mu \mathrm{F}$ | murata |
|  | Cout1 | GCJ188R72A104KA | 0.1 | $\mu \mathrm{F}$ | murata |
|  | Csw | GCM32DC72A475KE | $4.7 \times 2$ | $\mu \mathrm{F}$ | murata |
|  | Cout2, Cout3, Couta, Cout5 | GCM32DC72A475KE | 4.7 | $\mu \mathrm{F}$ | murata |
| Inductor | L1 | MSD1278T-103MLB | 10 | $\mu \mathrm{H}$ | Coil Craft |
| Diode | D1 | RBQ10BM65AFHTL | - | - | ROHM |
| MOSFET | M1 | IRLR3110ZTRPBF | - | - | Infineon |
|  | M2 | FDC3535 | - | - | ON Semiconductor |
| Transistor | Q1 | SST2907AHZG | - | - | ROHM |

## Application Parts Selection Method (Boost Mode Application)

Refer to Application Examples 1. BOOST (Position Mode / DRL Mode).
A constant setting sheet is available. Contact ROHM directly.
Select application parts by the following procedure.

1. Enable Setting.

## $\downarrow$

2. PWM Dimming Duty Setting.
$\downarrow$
3. Switching Frequency Setting.
$\downarrow$

4. OVP (LED Open) Detection Voltage Setting.

5. Diode and MOSFET Selection.
$\downarrow$
6. Output Capacitor Selection.
$\downarrow$
7. Input Capacitor Selection.
$\downarrow$
8. Feedback Compensation.
$\downarrow$
9. Actual Operation Confirmation.

## Application Parts Selection Method (Boost Mode Application) - continued

1 Enable Setting
The BD18353EFV-M/MUF-M can be ON/OFF controlled by the EN pin.
Design value: $\mathrm{V}_{\text {INON }}=6.1 \mathrm{~V}$, $\mathrm{V}_{\text {INOFF }}=5.5 \mathrm{~V}$

$$
\begin{align*}
& V_{I N O N}=\frac{\left(R_{E N 1}+R_{E N 2}\right)}{R_{E N 2}} \times V_{E N I H}=\frac{(51 k \Omega+10 k \Omega)}{10 k \Omega} \times 1.0=6.1  \tag{V}\\
& V_{I N O F F}=\frac{\left(R_{E N 1}+R_{E N 2}\right)}{R_{E N 2}} \times V_{E N I L}=\frac{(51 k \Omega+10 k \Omega)}{10 k \Omega} \times 0.9=5.49 \tag{V}
\end{align*}
$$

2 PWM Dimming Setting (Internal PWM Dimming Signal Generator)
The BD18353EFV-M/MUF-M has a built-in PWM dimming pulse generation circuit. Set the duty with the built-in ramp waveform and the voltage input to the DSET pin. The DSET pin voltage is set from the VREF3 pin by resistance voltage division.
Design value: PWM Dimming Duty ( (ршмм) $=10.6$ \%

$$
\begin{align*}
D_{P W M} & =\frac{V_{R E F 3} \times \frac{R_{D S E T 2}}{R_{D S E T 1}+R_{D S E T 2}}-V_{R A M P B}}{V_{R A M P P}-V_{R A M P B}} \times 100 \\
& =\frac{3.00 \times \frac{10 \mathrm{k} \Omega}{39 \mathrm{k} \Omega+10 \mathrm{k} \Omega}-0.40}{2.40-0.40} \times 100=10.6
\end{align*}
$$

3 Switching Frequency Setting
The switching frequency of the DC/DC can be set by the resistor RRT connected to the RT pin.
Design value: Switching Frequency $=300 \mathrm{kHz}$

$$
\begin{equation*}
f_{S W 1} \fallingdotseq \frac{9900}{R_{R T}} \times 10^{3}=\frac{9900}{33 \mathrm{k} \Omega} \times 10^{3}=300 \tag{kHz}
\end{equation*}
$$

## Application Parts Selection Method (Boost Mode Application) - continued

4 Derivation of Input Peak Current Il_max (Vdcdim1 > 2.5 V, Vdcdim2 > 2.5 V)
4.1 Calculation of Output Voltage (Vout)

BOOST Setting:

$$
\begin{align*}
V_{\text {OUT }} & =V_{f_{-} L E D} \times N+V_{S N S_{-} 100 \%}+R_{\text {ON_} P W M F E T} \times I_{L E D} \\
& =3 \times 8+0.1667+0.2 \times 1 \approx 24.4 \tag{V}
\end{align*}
$$

Where:
$V_{f_{L E D}} \quad$ is the Vf of LED (Typ: 3.0 V , Max: 3.5 V ).
$N \quad$ is the number of series LED.
$R_{\text {ON_PWMFET }}$ is the ON resistance of MOSFET for PWM Dimming. (M1)
$I_{L E D} \quad$ is the output LED current.
4.2 Calculation of DC/DC Switching Duty (Dsw)

$$
D_{S W}=\frac{V_{\text {OUT }}-V_{\text {IN }}}{V_{\text {OUT }}}=\frac{24 V-13 \mathrm{~V}}{24 \mathrm{~V}} \approx 0.458
$$

4.3 Calculation of Output Current (leed)

$$
\begin{equation*}
I_{L E D}=\frac{V_{S N S_{-} 100 \%}}{R_{S N S}}=\frac{0.1667}{0.16} \approx 1.04 \tag{A}
\end{equation*}
$$

4.4 Calculation of Input Peak Current (L__max)

$$
\begin{align*}
& I_{L_{-} A V E_{-} M A X}=\frac{V_{\text {OUT_MAX }} \times I_{L E D}}{\eta \times V_{I N \_M I N}}=\frac{28 V \times 1 A}{0.9 \times 8} \approx 3.90  \tag{A}\\
& I_{L_{-} A V E_{-} M I N}=\frac{V_{\text {OUT_MIN }} \times I_{L E D}}{\eta \times V_{I N-M A X}}=\frac{24 V \times 1 \mathrm{~A}}{0.9 \times 18} \approx 1.48  \tag{A}\\
& \Delta I_{L_{-} M A X}=\frac{V_{I N}}{L} \times \frac{\left(V_{\text {OUT }}-V_{I N}\right)}{V_{\text {OUT }}} \times \frac{1}{f_{S W_{-} M I N}} \\
& =\frac{14 \mathrm{~V}}{10 \mu \mathrm{H}} \times \frac{(28 \mathrm{~V}-14 \mathrm{~V})}{28 \mathrm{~V}} \times \frac{1}{270 \mathrm{kHz}} \approx 2.59  \tag{A}\\
& \text { Where: } \\
& I_{L_{-} M A X} \quad \text { is the maximum inductor current. } \\
& I_{L_{-M I N}} \quad \text { is the minimum inductor current. } \\
& I_{L_{-} A V E} \quad \text { is the mean inductor current. } \\
& I_{L_{-} A V E_{-} M A X} \text { is the maximum mean inductor current. } \\
& I_{L_{-A V E-M I N}} \text { is the minimum mean inductor current. } \\
& \Delta I_{L_{-A V E}} \quad \text { is the maximum inductor ripple current. } \\
& \eta \quad \text { is the Efficiency. } \\
& f_{S W_{-} M I N} \quad \text { is the minimum switching frequency. }
\end{align*}
$$

-Assign minimum input voltage for calculation.
-BD18353EFV-M/MUF-M adopts current mode DC/DC converter control. When IL_min is positive, it becomes to be in the consecutive modes, and it will be in the discontinuity mode when I__MiN is negative. Feedback characteristics are easy to become insufficient in the discontinuous mode, and responsiveness turns worse, and a switching waveform pattern becomes irregular, and stability is easy to turn worse. Therefore it is sufficient validation of feedback characteristics are recommended.

- $\eta$ (efficiency) is calculated as $90 \%$.
- In the case of $\mathrm{V}_{\text {DCDIM1 }} \leq 2.5 \mathrm{~V}$ or $\mathrm{V}_{\text {DCDIM2 }} \leq 2.5 \mathrm{~V}$, calculate ILED with reference to Description of Blocks 5 Analog Dimming (DCDIM).


## Application Parts Selection Method (Boost Mode Application) - continued

## 5 Over Current Protection Setting

Select Rcs (resistance for over current detection) to realize below.
Design value: Over current detection $=12.5 \mathrm{~A}$

$$
\begin{align*}
& I_{\text {OCP_MIN }}=\frac{V_{C S O C P \_M I N}}{R_{C S}}>I_{L_{-} M A X}  \tag{A}\\
& I_{\text {OCP_MIN }}=\frac{V_{C S O C P \_M I N}}{R_{C S}}=\frac{0.275}{0.024} \approx 11.46>5.2
\end{align*}
$$

Where:
$I_{\text {OCP_MIN }}$ is the minimum over current detection current.
$V_{\text {CSOCP_MIN }}$ is the minimum over current detection voltage.
Set a sufficient margin in consideration of the variation of the inductor.

## 6 Inductor Selection

For the purpose of stabilizing current mode DC/DC converter operation, adjustment of $L$ value within the following condition is recommended.
Design value: Rslp $=0.0 \mathrm{k} \Omega$

$$
\begin{align*}
& L>\frac{\left(V_{\text {OUT }}-V_{I N}\right) \times R_{C S} \times R_{R T} \times 1.5 \times 10^{-6}}{4 k+R_{S L P}} \\
& L>\frac{(28-8) \times 24.24 \mathrm{~m} \times 33.33 \mathrm{k} \times 1.5 \times 10^{-6}}{4 k} \approx 6
\end{align*}
$$

Design value: RsLP $=1.2 \mathrm{k} \Omega$

$$
L>\frac{(28-8) \times 24.24 m \times 33.33 k \times 1.5 \times 10^{-6}}{4 k+1.2 k} \approx 4.7
$$

Reduction of calculated value will increase stability, but may reduce responsiveness such as power voltage variation. If the above formula is not satisfied, the switching becomes unstable due to sub-harmonic oscillation, and the LED may flicker. The condition can be eased by adding Rslp. However, be aware that adding RsLp will also change OCP detection (locp) level. The formula for calculating the OCP detection level (locp) when Rslp is added is as follows.
Design value: $\mathrm{RsLP}^{\mathrm{S}}=1.2 \mathrm{k} \Omega$

$$
\begin{align*}
& I_{O C P-M I N}=\frac{\left(V_{\text {CSOCP_MIN }}-\frac{1.06}{R_{R T} \times 1.2 \times 10^{-6}} \times \frac{D_{S W} M A X}{f_{S W-} M I N} \times R_{S L P}\right)}{R_{C S}}>I_{L_{-} M A X}  \tag{A}\\
& I_{O C P_{-} M I N}=\frac{\left(0.275-\frac{1.06}{33 k \times 1.2 \times 10^{-6}} \times \frac{0.72}{270 k} \times 1.2 k\right)}{0.024} \approx 7.89>I_{L_{-} M A X} \tag{A}
\end{align*}
$$

Where:
$D_{S W \_M A X} \quad$ is the maximum $\mathrm{DC} / \mathrm{DC}$ switching duty.
$f_{S W_{-} M I N} \quad$ is the minimum switching frequency.
$I_{L_{-} M A X} \quad$ is the maximum inductor current.

## Application Parts Selection Method (Boost Mode Application) - continued

## 7 OVP (LED Open) Detection Voltage Setting

LED open detection voltage needs higher voltage setting than overshoot of output voltage at start up to avoid start up failure. Further, output voltage at the time of LED open detection (Vout_ovp) is calculable as shown below by setting Ropud1 and Ropud2.
Design value: Over voltage detection $=51.9 \mathrm{~V}$

$$
\begin{align*}
V_{\text {OUT_OVP }} & =\frac{R_{\text {OPUD } 1}+R_{\text {OPUD } 2}}{R_{\text {OPUD } 2}} \times V_{\text {OVP }} \\
& =\frac{560 k+11 k}{11 k} \times 1.0 \mathrm{~V} \approx 51.9(\text { Typ }) \tag{V}
\end{align*}
$$

Where:
$V_{\text {OUT_OVP }}$ is the OVP (LED Open) Detection Voltage.
RopUD1, RopUD2 resistor will be the current discharge path for the output capacitor when PWM = Low.
Improperly the resistor value can increase VOUT ripple and cause the LED to flicker. Therefore, it is recommended to select Ropud1 in the range of $500 \mathrm{k} \Omega$ to $1000 \mathrm{k} \Omega$.
Sufficient verification for LED flickering is required with actual application as behavior differs by characteristic of output capacitor and LED. (Vout drop can be prevented by inserting bigger output capacitor or ODT resistance.)

## 8 Diode and MOSFET Selection

## Selection of MOSFET M1

Select a MOSFET (M1) whose VDS rating is higher than the maximum voltage for OVP (LED open) detection.

$$
\begin{align*}
M 1 V_{D S}>V_{\text {OUT_OVP_}_{-} M A X} & =\frac{R_{O P U D 1}+R_{\text {OPUD } 2}}{R_{\text {OPUD } 2}} \times V_{O V P_{-} M A X} \\
& =\frac{560 k+11 k}{11 k} \times 1.04 \mathrm{~V} \approx 54(\mathrm{Max}) \tag{V}
\end{align*}
$$

Where:
$M 1 V_{D S} \quad$ is the maximum rating voltage between drain and source of M1.
$V_{\text {OUT_OVP_MAX }}$ is the maximum over voltage detection voltage.
The RMS current rating (lds_RMs) flowing between the drain - source of M1 can be calculated as follows.

$$
I_{D S_{-} R M S}=1.3 \times \sqrt{\left(I_{L_{-} A V E}\right)^{\wedge} 2 \times D_{S W}}
$$

Where:
$I_{L_{-} A V E}$ is the mean inductor current.
$D_{S W}$ is the Switching Duty.
A loss of M1 is calculated next. The loss of M1 has Switching loss Ploss1 and M1 On resistance loss Ploss2. Switching loss Ploss1 and M1 On resistance loss Ploss2 can be calculated as follows.

$$
\begin{aligned}
& P_{\text {LOSS } 1}=\frac{\left(t_{R}+t_{F}\right)}{2} \times f_{S W} \times\left(V_{O U T}+V_{D 1}\right) \times I_{L_{-} A V E} \\
& P_{\text {LOSS } 2}=I_{L_{-} A V E}{ }^{2} \times R_{O N} \times D_{S W}
\end{aligned}
$$

Where:
$t_{R} \quad$ is the rise time of M1 drain-source.
$t_{F}$ is the fall time of M1 drain-source.
$V_{D 1}$ is the forward voltage of D1.
$R_{O N}$ is the ON resistance of M1.

## 8 Diode and MOSFET Selection - continued

## Selection of rectifier diode D1

For power consumption reduction, use a Schottky Barrier diode for rectification diode D1. The withstand voltage rating of the diode shall be higher than the OVP (LED Open) detection voltage. In addition, Schottky Barrier diode with low leakage current shall be selected if PWM dimming is used. Because the leakage current increases with higher temperature environment, the output capacitor can be discharged in PWM = Low which may result that LED current will be unstable. The current limit of D1 can be calculated in following formula.

$$
\begin{aligned}
& I_{D 1}=I_{L_{-} A V E} \times\left(1-D_{S W}\right) \\
& \text { Where: } \\
& I_{L_{-} A V E} \text { is the mean inductor current. } \\
& D_{S W} \quad \text { is the DC/DC switching duty. }
\end{aligned}
$$

## Selection of MOSFET M2

Consider margin and set the rated voltage rather higher than the actual usage condition for LED current and output voltage.

## Selection of transistor Q1 for current clamp

It is recommended to insert Q1 to control the flow of excessive large current at the time of anode ground fault. By inserting Q1, the set current is clamped by the Vf of Q1, so the withstand current of M2 can be suppressed.
For example, when $\mathrm{Vf}=0.5 \mathrm{~V}$, the current is clamped at about 3 times the set current. Select the Vce of Q1 that satisfies the following formula.

$$
V_{C E}>V_{\text {OUT_OVP_MAX }}
$$

Also, select in consideration of hfe, speed and saturation voltage.

## 9 Output Capacitor Selection

Output capacity includes two purposes. The first is to reduce output ripple. The second is to supply current to LED when MOSFET (D1) is switched on. The output voltage ripple is influenced by both bulk capacity and ESR. (When a ceramic capacitor is used, most of the ripple caused by bulk capacity.) Bulk capacity and the ESR can be calculated in lower formula.

$$
\begin{aligned}
& C_{\text {OUT }} \geq I_{L E D} \times \frac{D_{S W_{-} M A X}}{\Delta V_{\text {COUT } \times f_{S W_{-} M I N}}} \\
& R_{E S R}<\frac{\Delta V_{E S R}}{I_{L_{-} M A X}}
\end{aligned}
$$

Where:
$\Delta V_{\text {cout }}$ is the influence with the capacitor among output ripple.
$\Delta V_{E S R}$ is the ripple which occurs in the ESR of the output capacitor.
$f_{S W-M I N}$ is the minimum switching frequency.
The total output ripple permitted here can be expressed as product of LED current ripple and the equivalent resistance of the LED. This equivalent resistance is defined as " $\Delta \mathrm{V} / \Delta \mathrm{I}$ of the LED current", and it is necessary to calculate from I-V properties in the data sheet of the selected LED. When the application condition is the number of the driven LED $=8 \mathrm{pcs}$
 switching frequency $=300 \mathrm{kHz}$, LED current ripple $=5 \%$. Then the total output ripple can be calculated as follows.

$$
V_{\text {OUT_RIPPLE }}=1 \mathrm{~A} \times 5 \% \times(0.2 \Omega \times 8)=80 \quad[\mathrm{mV}]
$$

Where:
$V_{\text {OUT_RIPPLE }}$ is the Vout ripple voltage.
If bulk capacity causes $95 \%$ among total output ripple, the output capacitor is calculated as follows.

$$
\begin{aligned}
& C_{\text {OUT }} \geq 1 \times \frac{0.72}{0.08 \times 0.95} \times \frac{1}{300 \mathrm{kHz}} \approx 31.6 \\
& R_{E S R}<\frac{V_{\text {OUT_RIPPLE }}}{I_{L_{-} M A X}}=\frac{(0.08 \times 0.05)}{5.2} \approx 0.77
\end{aligned}
$$

## 9 Output Capacitor Selection - continued

However the capacitance of output capacitor mentioned above is minimum capacitance. Therefore select parts considering the tolerance of the capacitor and DC bias properties. Furthermore, because small external part connected to output may lead to bigger ripple on output voltage, which may result in LED flickering, sufficient verification of the actual application is required. Increase output capacitors if judged to be required from the verification. In addition, an acoustic noise may be produced by the piezoelectric effect of the ceramic capacitor during PWM dimming. Low ESR electrolytic capacitor used together with a ceramic capacitor may reduce this noise. But capacitance may largely decrease with a change of the voltage with the ceramic capacitor and may not accord with the numerical value calculated from theory.

## 10 Input Capacitor Selection

In DC/DC converter, since peak current flows between input and output, a capacitor is also required in the input side. Therefore, low ESR capacitors with capacitor of $10 \mu$ F or more and ESR component of $100 \mathrm{~m} \Omega$ or less are recommended as input capacitors. If a capacitor out of the range is selected, an excessive ripple voltage may be superimposed on the input voltage and the LSI may malfunction.

$$
C_{I N} \geq \frac{\Delta I_{L}}{8 \times V_{I N-R I P P L E} \times f_{S W}}
$$

Where:
$V_{I N_{-} R I P P L E}$ is the $V_{I N}$ ripple voltage.

## 11 Feedback Compensation

- Concerning stability condition of application.

Stability condition for system with negative feedback is as shown below.
Phase-lag when gain is $1(0 \mathrm{~dB})$ is no more than $150^{\circ}$ (namely, phase margin is $30^{\circ}$ or more).
Further, since DC/DC converter application is sampled by switching frequency, GBW of the entire system is set to be 1 /
10 or less of switching frequency. To wrap up, target characteristics of application are as shown below.
-Phase-lag when gain is $1(0 \mathrm{~dB})$ is $150^{\circ}$ or less (namely, phase margin is $30^{\circ}$ or more).
-GBW at the time (namely, frequency when gain is 0 dB ) is $1 / 10$ or less of switching frequency. Therefore, in order to raise responsiveness by limiting GBW, higher switching frequency is required.
-Phase margin: $60^{\circ}$ or more

- GBW: 1/20 or less of switching frequency. is recommended.

The knack for securing stability feedback compensation is to insert phase-lead $\mathrm{fz}_{1}$ near GBW. GBW is determined by Cout and phase-lag $f_{p}$ due to output impedance $R_{L}\left(=V_{\text {OUt }} / I_{\text {LED }}\right)$.
They are shown in the following formulae.

## Phase-lead

$$
f_{Z 1}=\frac{1}{2 \pi \times C_{C O M P} \times R_{\text {COMP }}}
$$

Phase-lag

$$
\begin{aligned}
f_{P} & =\frac{1}{2 \pi \times R_{L} \times C_{\text {OUT }}} \\
R_{L} & =\frac{V_{\text {OUT }}}{I_{L E D}}
\end{aligned}
$$

As described above, secure phase margin. For Rlvalue at max load should be inserted. In addition, with boost DC/DC, right half plane zero (RHP zero) is to be considered. This zero has a characteristic of zero as a gain and as the pole with phase. Because it causes an oscillation when this zero effects on a control loop, it is necessary to bring GBW just before RHP zero. RHP zero fz2 can be calculated with an equation below and shows good characteristic by setting GBW to be lower than $1 / 10$ of RHP zero or less.

$$
f_{Z 2}=\frac{R_{L} \times\left(\frac{V_{I N}}{V_{\text {OUT }}}\right)^{2}}{2 \pi \times L}
$$

## 11 Feedback Compensation - continued

Particularly when supply voltage rises and gets close to output voltage, the switching output becomes irregular and ripple of the output voltage increases. Ripple of the LED current may thereby get bigger.

Since this setting is obtained by simplified, not strict, calculation, adjustment by actual equipment may be required in some cases.
Further, since these characteristics will vary depending upon substrate layout, load condition, etc., confirm satisfactorily with actual equipment when planning mass production.

## 12 Actual Operation Confirmation

Select external parts based on verification with actual equipment since characteristics will vary depending on various factors such as load current, input voltage, output voltage, inductor value, load capacity, switching frequency and mounting pattern.

## About the attention point at the time of the PCB layout

1. Locate the decoupling capacitor of $\mathrm{C}_{\text {Vin }}, \mathrm{C}_{\text {vDRV5 }}$ close to an LSI pin as much as possible.
2. R ${ }_{R T}$ locates it close to the RT pin, and prevent there from being capacity.
3. Because high current may flow in PGND, lower impedance.
4. Prevent noise to be applied to the EN, VREF3, COMP, RT, DCDIM1, DCDIM2, DSET, OPUD, SNSP and SNSN pins.
5. As the GL, CS, PDRV pins are switching, be careful not to affect the neighboring patterns.
6. There is EXP-PAD on the back side of the package.
7. For noise reduction, PGND of Rcs and PGND of Cout recommend to have one common grounds. In addition, consider the PCB layout so that the current path of M1 $\rightarrow$ Rcs, $\mathrm{R}_{\mathrm{cs}} \rightarrow \mathrm{PGND}$ and the current path of M1 $\rightarrow \mathrm{D} 1 \rightarrow$ Cout $\rightarrow$ PGND are the shortest and with the lowest impedance on the same surface without vias etc.

## I/O Equivalence Circuits

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | //O Equivalence Circuit | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin <br> Name | //O Equivalence Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (20) | EN |  | (2) | VREF3 |  |
| 5 <br> (3) <br> 6 <br> (4) | DCDIM1 |  | $\begin{gathered} 7 \\ (5) \end{gathered}$ | COMP |  |
| (6) | RT |  | (7) | DSET | VDRV5 <br> $\square$ <br> DSET <br> GND |
| 10 <br> (8) | $\underset{B}{\text { FAULT_ }}$ | fault_b | $11$ (9) | SSFM_B |  |

( ) is the VQFN20FV3535 package

## I/O Equivalence Circuits- continued

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | $\begin{gathered} \text { Pin } \\ \text { Name } \end{gathered}$ | I/O Equivalence Circuit | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | //O Equivalence Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 12 \\ (10) \end{gathered}$ | PDRV |  | 13 <br> (11) <br> 14 <br> (12) | SNSN <br>  <br> SNSP |  |
| $\begin{gathered} 15 \\ (13) \end{gathered}$ | OPUD |  | $\begin{gathered} 17 \\ (15) \end{gathered}$ | CS |  |
| $\begin{gathered} 18 \\ (16) \end{gathered}$ | GL |  | $\begin{gathered} 19 \\ (17) \end{gathered}$ | VDRV5 |  |
| $\begin{gathered} 20 \\ (18) \end{gathered}$ | DRL/ PWMI |  |  |  |  |

( ) is the VQFN20FV3535 package.

## Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.
2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.
6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.
7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.
8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

## 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

## Operational Notes - continued

## 10. Regarding the Input Pin of the IC

This monolithic IC contains $\mathrm{P}+$ isolation and P substrate layers between adjacent elements in order to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):
When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.


Example of Monolithic IC Structure

## 11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.
12. Thermal Shutdown Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature ( Tj ) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.
Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.
13. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.
14. Functional Safety
"ISO 26262 Process Compliant to Support ASIL-*"
A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet.
"Safety Mechanism is Implemented to Support Functional Safety (ASIL-*)"
A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet.
"Functional Safety Supportive Automotive Products"
A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.
Note: "ASIL-*" is stands for the ratings of "ASIL-A", "-B", "-C" or "-D" specified by each product's datasheet.

## Ordering Information



## Marking Diagrams



VQFN20FV3535 (TOP VIEW)


Physical Dimension and Packing Information
Package Name
< Tape and Reel Information >

| Tape | Embossed carrier tape |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quantity | 2500pcs |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Direction of feed | E2 <br> The direction is the pin 1 of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Physical Dimension and Packing Information


NOTE: Dimensions in () for reference only.
< Tape and Reel Information >

| Tape | Embossed carrier tape |
| :--- | :--- |
| Quantity | $2500 p c s$ |
| Direction of feed | E2 <br> The direction is the pin 1 of product is at the upper left <br> when you hold reel on the left hand and you pull out the tape on the right hand |



## Revision History

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 16.Mar. 2020 | 001 | New Release |
| 05.Feb. 2021 | 002 | Change Electrical Characteristics <br> VDRV5 Reference Voltage <br> Before: $I_{\text {vDRv5 }}=0 \mathrm{~mA}$ to 10 mA <br> After: Ivdrv5 $=0 \mathrm{~mA}$ to 10 mA load <br> VDRV5 Drop Voltage <br> Before: IvDRv5 $=10 \mathrm{~mA}$ <br> After: $\operatorname{lvDRv5}=10 \mathrm{~mA}$ load <br> VREF3 Reference Voltage <br> Before: $\operatorname{IVReF} 3=0 \mathrm{~mA}$ to 2 mA <br> After: Ivref3 $=0 \mathrm{~mA}$ to 2 mA load <br> OSCILLATOR Circuit <br> Before: Spread Spectrum Frequency Moduration Width <br> After: Spread Spectrum Frequency Modulation Width <br> GL ON Resistor High <br> Before: IGL $=-10 \mathrm{~mA}$ <br> After: Igl $=10 \mathrm{~mA}$ load <br> GL ON Resistor Low <br> Before: $\mathrm{Igl}_{\mathrm{L}}=+10 \mathrm{~mA}$ <br> After: Igl $=10 \mathrm{~mA}$ input <br> COMP Sink Current <br> Before: $\mathrm{V}_{\text {DCDIM }}=0 \mathrm{~V}$ <br> After: VCCDIM $=V_{\text {DCDIM2 }}=0 \mathrm{~V}$ <br> Internal Ramp Bottom Voltage <br> Before: (Min) 0.38 (Typ) 0.40 (Max) 0.42 <br> After: (Min) $V_{\text {ReF3 }} / 3 \times 0.4-0.02$ (Typ) $V_{\text {ReF3 }} / 3 \times 0.4$ (Max) $V_{\text {REF3 }} / 3 \times 0.4+0.02$ <br> Deletion: $\mathrm{V}_{\text {REF3 }}=3.0 \mathrm{~V}$ |
|  |  | Internal Ramp Peak Voltage <br> Before: (Min) 2.38 (Typ) 2.40 (Max) 2.42 <br> After: (Min) $V_{\text {ReF3 }} / 3 \times 2.4-0.02$ (Typ) $V_{\text {REF3 }} / 3 \times 2.4$ (Max) $V_{\text {REF3 }} / 3 \times 2.4+0.02$ <br> Deletion: $V_{\text {Ref3 }}=3.0 \mathrm{~V}$ <br> PDRV Pull Up ON Resistor <br>  <br> After: $I_{\text {PDRV }}=10 \mathrm{~mA}$ load, $\mathrm{V}_{\text {SNSP }}=30 \mathrm{~V}, \mathrm{~V}_{\text {DSET }}=0 \mathrm{~V}, \mathrm{~V}_{\text {DRLPWmI }}=0 \mathrm{~V}$ <br> PDRV Pull Down Current <br> Before: $\mathrm{V}_{\text {DSET }}=0 \mathrm{~V}$, $\mathrm{V}_{\text {DRLIPWM }}=0 \mathrm{~V}$ <br> After: $\mathrm{V}_{\text {DSET }}=5 \mathrm{~V}$, $\mathrm{V}_{\text {DRLIPWMI }}=0 \mathrm{~V}$ <br> FAULT_B Output Low Voltage <br> Before: $I_{\text {fault_b }}=5 \mathrm{~mA}$ <br> After: $I_{\text {fault }}{ }^{-}=5 \mathrm{~mA}$ input |
|  |  | Change Typical Performance Curves <br> Before: VREF3 Reference Voltage vs Temperature (IvRef3 $=0 \mathrm{~mA}$ to 2 mA ) <br> After: VREF3 Reference Voltage vs Temperature (IvREF3 $=0 \mathrm{~mA}$ to 2 mA load) <br> Change Application Examples <br> SEPIC Recommended Parts List Inductor L1 <br> Before: MSS1278T-103MLB <br> After: MSD1278T-103MLB <br> Append 14. Functional Safety |

## Notice

## Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl 2 , $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO}_{2}$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl}_{2}, \mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO}_{2}$, and $\mathrm{NO}_{2}$
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

[^0]:    (Note 5) This thermal via connects with the copper pattern of all layers.

[^1]:    (Note 2) Set the capacitor in consideration of temperature characteristics and DC bias characteristics

