

CK440Q Compliant Gen 6 PCIe and Platform Timing Clock Generator

Features

- Fully Compliant with Intel CK440Q Specification
- Fully Compliant with PCIe Gen 1/2/3/4/5/6
- 19 Low-Power Push-Pull HCSL PCIe Outputs
 - Seven Dedicated 100 MHz Outputs
 - Three Dedicated 25 MHz Outputs
 - Nine Selectable Outputs: 25 MHz or 100 MHz
 - Embedded Source Terminations
- Platform Time Input and Output Clocks
- Ultra-Low Jitter: 80 fs Maximum
- Programmable SSC on 100 MHz Outputs
- Embedded Low Dropout (LDO) Voltage Regulator Provides Superior Power Supply Noise Rejection
- Maximum Output-to-Output Skew of 50 ps
- SMBus and Side-Band Interface
- 3.3V $\pm 10\%$ Power Supply Tolerance Meets PCIe Electromechanical Specification (3.3V $\pm 9\%$)

Applications

- PCIe Gen1/2/3/4/5/6 Clock Generation
- Platform Tuning
- Intel QPI/UPI
- Servers
- Storage and Data Centers
- Switches and Routers




FIGURE 0-1: Functional Block Diagram.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE OF CONTENTS

1.0 “Pin Description and Configuration”	6
2.0 “Functional Description”	11
2.1 “Applications”	11
2.2 “Functional Description”	12
2.3 “Platform Timing Clock Input”	12
2.4 “Clock Outputs”	13
2.5 “Termination of Unused Outputs”	13
2.6 “OE# and Output Enables (Control Register)”	14
2.7 “OE[6:0]# Assertion (Transition from ‘1’ to ‘0’)”	14
2.8 “OE[6:0]# De-Assertion (Transition from ‘0’ to ‘1’)”	14
2.9 “25MPG”	15
2.10 “PWRGD/PWRDN#”	15
2.11 “PWRDN# Assertion”	15
2.12 “PWRGD Assertion”	16
2.13 “SMB_ADR0_tri, SMB_ADR1_tri – Address Selection”	16
2.14 “SMBus Byte Read/Write”	17
2.15 “SMBus Block Read/Write”	17
2.16 “Programming via Side-Band Interface”	18
2.17 “Output Enable/Disable Priority”	19
2.18 “Side-Band Interface Functionality and Detailed Timing”	21
2.19 “Platform Time (PFT) Phase/Frequency Tracking”	22
3.0 “Register Map”	23
4.0 “Electrical Characteristics”	29
4.1 “AC and DC Electrical Characteristics”	29
4.2 “DC Electrical Specifications”	29
4.3 “AC Electrical Specifications”	31
4.4 “Power Noise Tolerance”	33
4.5 “SMBus Electrical Characteristics”	34
5.0 “Package Outline”	37
5.1 “Package Marking Information”	37
Appendix A: “Data Sheet Revision History”	41
“Product Identification System”	42

List of Figures

FIGURE 0-1: “Functional Block Diagram.”	1
FIGURE 1-1: “100-Lead 8 mm x 8 mm UQFN.”	6
FIGURE 2-1: “Server with Two CPUs.”	11
FIGURE 2-2: “Server with Eight CPUs.”	11
FIGURE 2-3: “Input Driven by a Push-Pull Differential Output.”	12
FIGURE 2-4: “Input Driven by an HCSL Output.”	12
FIGURE 2-5: “Input Driven by a Single-Ended Output.”	13
FIGURE 2-6: “Terminating Differential Outputs.”	13
FIGURE 2-7: “PWRDN# Assertion.”	15
FIGURE 2-8: “PWRGD and VDD Relationship Diagram.”	16
FIGURE 2-9: “PWRGD Assertion.”	16
FIGURE 2-10: “SMBus Byte Read.”	17
FIGURE 2-11: “SMBus Byte Write.”	17
FIGURE 2-12: “SMBus Block Read.”	17
FIGURE 2-13: “SMBus Block Write.”	18
FIGURE 2-14: “Side-Band Interface Control Logic – Functional Description.”	19
FIGURE 2-15: “Output Enable Logic (per Output).”	19
FIGURE 2-16: “Side-Band Shift Order.”	20
FIGURE 2-17: “Star SBI Topology for CK440Q.”	20
FIGURE 2-18: “Daisy-Chain SBI Topology for CK440Q.”	21
FIGURE 2-19: “Side-Band Interface Functional Timing.”	21
FIGURE 2-20: “Frequency Lock.”	22
FIGURE 4-1: “DC Test Load (in Accordance with CK440Q Specification).”	30
FIGURE 4-2: “Single-Ended Measurement Points from tRISE and tFALL.”	31
FIGURE 4-3: “Single-Ended Measurement Points for VOVS, VUDS, VRB.”	31
FIGURE 4-4: “Differential Output Clock Measurement Points.”	31
FIGURE 4-5: “AC Test Load (in Accordance with CK440Q Specification).”	31
FIGURE 4-6: “Simulation Model.”	33
FIGURE 4-7: “Power Noise Transfer Function.”	33
FIGURE 4-8: “SMBus Timing.”	35
FIGURE 4-9: “Side-Band Interface Timing.”	36

List of Tables

TABLE 1-1: “Pin Descriptions”	7
TABLE 2-1: “OE Functionality for 100M[6:0] Outputs”	14
TABLE 2-2: “OE Functionality for 25M[2:0] and MXCK[8:0] Outputs”	14
TABLE 2-3: “25MPG PWRGD/PWRDN# Functionality”	15
TABLE 2-4: “SMBus Address Table”	16
TABLE 2-5: “Platform Time Timing Parameters”	22
TABLE 3-1: “Byte 0: Output Enable Control Register 0”	23
TABLE 3-2: “Byte 1: Output Enable Control Register 1”	23
TABLE 3-3: “Byte 2: Output Enable Control Register 2”	23
TABLE 3-4: “Byte 3: PFT Control Register”	24
TABLE 3-5: “Byte 4: PFT Frequency Delta Register 0 (least Significant Byte)”	24
TABLE 3-6: “Byte 5: PFT Frequency Delta Register 1 (Most Significant Byte)”	24
TABLE 3-7: “Byte 6: SSC PLL Control Register”	25
TABLE 3-8: “Byte 7: OE# Realtime ReadBack Control Register”	25
TABLE 3-9: “Byte 8: Vendor/Revision Identification Control Register”	26
TABLE 3-10: “Byte 9: Device ID Control Register”	26
TABLE 3-11: “Byte 10: Byte Count Register”	26
TABLE 3-12: “Byte 11: Side-Band Interface Mask Register 0”	27
TABLE 3-13: “Byte 12: Side-Band Interface Mask Register 1”	27
TABLE 3-14: “Byte 13: Side-Band Interface Mask Register 2”	27
TABLE 3-15: “Byte 14: Side-Band Interface Readback Register 0”	28
TABLE 3-16: “Byte 15: Side-Band Interface Readback Register 1”	28
TABLE 3-17: “Byte 16: Side-Band Interface Readback Register 2”	28
TABLE 4-1: “Absolute Maximum Ratings”	29
TABLE 4-2: “DC Operating Characteristics”	29
TABLE 4-3: “Differential DC Output Characteristics”	30
TABLE 4-4: “Differential Output Clock AC Characteristics”	32
TABLE 4-5: “Differential Input Clock AC Characteristics (PFT_IN/PFT_IN#)”	32
TABLE 4-6: “Current Consumption”	32
TABLE 4-7: “Skew and Jitter”	32
TABLE 4-8: “Power Noise Tolerance: TA = –40 to +85°C; Supply Voltage VDD = 3.3 V ±10%”	34
TABLE 4-9: “SMBus Electrical Characteristics”	34
TABLE 4-10: “Side-Band Interface Electrical Characteristics”	35
TABLE 4-11: “8 mm x 8 mm UQFN Package Thermal Properties”	36

1.0 PIN DESCRIPTION AND CONFIGURATION




FIGURE 1-1: 100-Lead 8 mm x 8 mm UQFN.

The I/O column uses the following symbols: I – input, IPDT – Input power down tolerant (must tolerate being driven by external signal while the device is powered down) O – output, ODPDT – open-drain power down tolerant output with internal 120 kΩ pull-up resistor, I/OD – Input/Output Open-Drain pin, PD1 (45 kΩ), PD2 (120 kΩ) – Pull-down resistor, PU1 (45 kΩ), PU2 (120 kΩ) – Pull-up resistor, NC – No connect pin, P – power supply pin, ITRI – Tri-level input pin.

TABLE 1-1: PIN DESCRIPTIONS

Pin Number	Pin Name	I/O	Description
Crystal Oscillator, Input XO Clock			
A13	XIN_CLKIN	IPDT	Passive crystal in/out or active CMOS single-ended input for XO Input frequency 25 MHz. Leave XOUT unconnected when XIN_CLKIN is connected to a crystal oscillator. Please refer to ZLAN-825 for recommendations on Crystal Oscillator Circuit.
B11	XOUT	O	
100 MHz Output Clocks			
A34	100M0	O	100 MHz Differential Outputs 0 to 6
A33	100M0#		
A32	100M1		
A31	100M1#		
A28	100M2		
A27	100M2#		
A25	100M3		
A24	100M3#		
A23	100M4		
A22	100M4#		
A21	100M5		
A20	100M5#		
A19	100M6		
A18	100M6#		
25 MHz Output Clock			
A5	25M0	O	25 MHz Differential Outputs 0 to 2
A4	25M0#		
A3	25M1		
A2	25M1#		
A56	25M2		
A55	25M2#		

TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Name	I/O	Description
100 MHz or 25 MHz (Selectable)			
A52	MXCK0	O	100 MHz or 25 MHz (Selectable) Differential Outputs 0 to 8
A51	MXCK0#		
A50	MXCK1		
A49	MXCK1#		
A48	MXCK2		
A47	MXCK2#		
A46	MXCK3		
A45	MXCK3#		
A44	MXCK4		
A43	MXCK4#		
A42	MXCK5		
A41	MXCK5#		
A40	MXCK6		
A39	MXCK6#		
A38	MXCK7		
A37	MXCK7#		
A36	MXCK8		
A35	MXCK8#		
Platform Timing			
A8	PFT_IN	IPDT	25 MHz Differential Platform Timing Input PFT_IN is pulled down with 50 kΩ to ground and PFT_IN# pulled up with 50 kΩ to ~500 mV. Leave open if not used.
A9	PFT_IN#		
A6	PFT_OUT	O	25 MHz Differential Platform Timing Output
A7	PFT_OUT#		
B4	PFT_LOST#	ODPDT	This output is asserted when PFT_IN is lost. If used, pull up with 10 kΩ resistor.
Hardware Control			
B27	OE0#	IPDT, PD1	Output Enable for 100M Outputs. Logic level on these pins enables/disables the corresponding output.
A30	OE1#		
A29	OE2#		
A26	OE3#		
B19	OE4#		
B15	OE5#		
B14	OE6#		
B38	MXCK_SEL_100#	IPDT, PD1	MXCK Clock Output Selection 0: 100 MHz 1: 25 MHz
A1	25MPG	IPDT, PD1	25M2/25M2# Enable for Platform Boot. When this pin is pulled high 25M2/25M2# will stay active while PWRDN# is pulled low.

TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Name	I/O	Description	
A17	PWRGD/PWRDN#	I, PU1	Power up/Power down. Refer to section PWRGD/PWRDN# for details.	
A16	SSC_En_tri	ITRI, PD2	Tri-level Spread Spectrum Control	
			SSC_ENABLE Pin	SSC Modulation
			0	Off
			MID	−0.3%
			HIGH	−0.5%
SMBus Control				
A10	SCLK	IPDT	SMBus Client Clock Input. Pull down with 10 kΩ resistor or connect to ground, if not used.	
B8	SDATA	IPDT/OD	Input/Open-Drain SMBus Data. Pull up as per SMBUS specification.	
A11	SMB_ADDR0_tri	ITRI, PD2, PU2	Tri-level Address Selection Inputs	
B9	SMB_ADDR1_tri		(Please refer to addresses in Table 2-4 and tri-level thresholds in Table 4-2)	
Side Band Interface				
B43	SBI_IN	IPDT, PD1	Side Band Interface Data.	
A54	SBI_CLK	IPDT, PD1	Side Band Interface Clock.	
B42	SHFT_LD#	IPDT, PD1	Side Band Shift Register Load When this pin gets pulled low, the values stored in shift register get loaded to 20-bit SBI Output Enable Control Register.	
A53	SBI_OUT	O	Side Band Interface Output. Leave unconnected if not used.	
Power and Ground				
B29	VDDMXCK	P	Positive Supply Voltage for MXCK Outputs. Connect to 3.3V supply.	
B32				
B35				
B40				
B21	VDD100M	P	Positive Supply Voltage for 100M Outputs. Connect to 3.3V supply.	
B23				
B17	VDDA100M	P	Positive Analog Supply Voltage. Connect to 3.3V supply	
B6	VDDPT	P	Positive Supply Voltage for Platform Timing Connect 3.3V power supply	
B1	VDDA25	P	Positive Analog Supply Voltage Connect 3.3V power supply	
A12	VDDXTAL	P	Positive Supply Voltage for Crystal Oscillator Circuit Connect 3.3V power supply	
A14	GNDXTAL	P	Ground for XTAL oscillator Connect to ground	
B10	GNDS	P	Ground Connect to ground	
B12	NVGND	P	Ground Connect to ground	
ePad	GND	P	Ground. Connect to ground	

TABLE 1-1: PIN DESCRIPTIONS (CONTINUED)

Pin Number	Pin Name	I/O	Description
No Connect Pins			
A15 B2 B3 B5 B7 B13 B16 B18 B20 B22 B24 B25 B26 B28 B30 B31 B33 B34 B36 B37 B39 B41 B44	NC	NC	No Connect. These pins are not connected to the die. Leave them open.

2.0 FUNCTIONAL DESCRIPTION

2.1 Applications

ZL30291B is a clock generator/synchronizer that is fully compliant with Intel CK440Q specification and PCIe Gen 1/2/3/4/5/6. Intel CK440Q defines requirements for a timing device to be used in server applications with Intel CPUs. ZL30291B provides a complete clock solution for PCIe and the platform timing. The following figures show typical applications. For larger servers (typically more than two CPUs) ZL30291B(CK440Q) will be used in conjunction with ZL40292/294 (DB2000Q/QL) clock buffers.




FIGURE 2-1: Server with Two CPUs.




FIGURE 2-2: Server with Eight CPUs.

2.2 Functional Description

The ZL30291B is an ultra-low jitter, low power clock generator that is fully compliant with Intel CK440Q Standard. The device can operate from 3.3V±10% supply to meet PCIe Electromechanical Specification that requires 3.3V supply tolerance of ±9%. Its operation is ensured over the industrial temperature range of -40°C to +85°C.

2.3 Platform Timing Clock Input

The following block diagrams show how to terminate different signals fed to the ZL30291B inputs. The platform timing input (PFT_IN) can be fed with transmission lines of any impedance. The examples below show only 50Ω single-ended, 85Ω differential, and 100Ω differential, which are the most common ones in practice. Figure 2-3 and Figure 2-4 show how to terminate the input when driven from a push-pull and traditional HCSL drivers respectively.

Figure 2-5 shows how to terminate a single-ended output, such as LVCMOS. This example assumes 50Ω transmission line, which is the most common for single-ended LVCMOS signaling. Resistors R1 and R2 are chosen to provide 50Ω termination and proper biasing and $R_O + R_S$ ideally should be 50Ω so that the transmission line is terminated at both ends with its characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated (Figure 2-5). The source resistors of $R_S = 270\Omega$ could be used for a standard LVCMOS driver. This will provide 516 mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3V/2) * (1/(270\Omega + 50\Omega)) = 5.16\text{ mA}$. If the strength of output driver is sufficient to support voltage swing above 750 mV, then the biasing voltage determined with R1, R2, R3, and R4 resistors needs to be increased to avoid signal going below 0 volts.

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.




FIGURE 2-3: Input Driven by a Push-Pull Differential Output.




FIGURE 2-4: Input Driven by an HCSL Output.




FIGURE 2-5: Input Driven by a Single-Ended Output.

2.4 Clock Outputs

Differential outputs have embedded termination resistors as shown in Figure 2-6. This provides significant saving relative to traditional current based HCSL outputs which require four resistors per differential pair.

Embedded series termination resistors are matched for 85Ω differential transmission line.




FIGURE 2-6: Terminating Differential Outputs.

2.5 Termination of Unused Outputs

Unused outputs should be left unconnected.

2.6 OE# and Output Enables (Control Register)

The ZL30291B has three methods for enabling and disabling outputs. In order for an output to be enabled, all three methods must enable the output. If any method disables the output, the output will be disabled.

The first is the traditional method of OE# pins that are used for PCI Express clock enabling at the PCIe connector. Each of the 7 dedicated 100 MHz clock outputs can be enabled or disabled with the OE[6:0]# pins individually. The OE# pin must be pulled low to enable the output.

The second method is by using the SMBus output enable bits. Any of the 19 outputs have dedicated SMBus output enable bits in Bytes[0:2] of the SMBus register set that can enable or disable the clock outputs. The Output Enable bits in the SMBus registers are active high and are set to enable by default.

The third is using the Side Band Interface (SBI). This is a DB2000QL compatible method of enabling outputs using a hardware shift/load method.

Refer to Table 2-1 for the truth table for enabling and disabling 100M outputs via hardware and software. In addition to the PWRGD/PWRDN# pin, all three output enabling methods must be set to “enable” for the clock to be active on that pin.

Refer to Table 2-2 for the truth table for enabling and disabling MXCK or 25M or PFT_OUT outputs via software. In addition to the PWRGD/PWRDN# pin, both the SMBus method and SBI method must be set to “enable” for the clock to be active on that pin.

Clocks always start and stop in a glitch free manner, meaning duty cycle requirements are still met.

TABLE 2-1: OE FUNCTIONALITY FOR 100M[6:0] OUTPUTS

Inputs	OE# Hardware Pins, Control Register Bits, and SBI			
PWRGD/ PWRDN#	OE# Pin	SBI	SMBus	100M[6:0] 100M[6:0]#
0	X	X	X	Disabled
1	0	1	1	Running
	1	X	X	Disabled
	X	0	X	Disabled
	X	X	0	Disabled

TABLE 2-2: OE FUNCTIONALITY FOR 25M[2:0] AND MXCK[8:0] OUTPUTS

Inputs	PFT_OUT, OE Control Register Bits, and SBI		
PWRGD/ PWRDN#	SBI	SMBus	PFT_OUT/PFT_OUT# 25M[2:0]/25M[2:0]# MXCK[8:0]/MXCK[8:0]#
0	X	X	Disabled
1	1	1	Running
	0	X	Disabled
	X	0	Disabled
	X	0	Disabled

2.7 OE[6:0]# Assertion (Transition from '1' to '0')

All differential outputs that were disabled are to resume normal operation in a glitch free manner. The latency from the assertion to active outputs is 0 to 10 CK (differential output) clock periods.

2.8 OE[6:0]# De-Assertion (Transition from '0' to '1')

The impact of de-asserting OE# is each corresponding output will transition from normal operation to disabled in a glitch free manner. A minimum of four valid clocks will be provided after the de-assertion of OE#. The maximum latency from the de-assertion to disabled outputs is 10 CK clock periods.

2.9 25MPG

The 25MPG pin enables output 25M[2]/25M[2]# while the rest of the chip is still in reset. The pin shall not be asserted before V_{DD} reaches $V_{DD(MIN)}$. Prior to the power supply reaching $V_{DD(MIN)}$, 25MPG must be held low (less than 0.5V).

De-assertion of 25MPG does not gate 25M[2]/25M[2]# outputs if PWRGD is asserted. Essentially PWRGD/PWRDN# and 25MPG are OR-ed and this signal is used as a glitchless Output Enable of 25M[2]/25M[2]# output.

TABLE 2-3: 25MPG PWRGD/PWRDN# FUNCTIONALITY

PWRGD/PWRDN#	25MPG	25M2 OE bit in Byte 2	25M[2]/25M[2]#
0	0	1	Disabled
X	1	1	Running
1	0	1	Running, Note 1
X	X	0	Disabled

Note 1: Refer to next section for details on PWRGD/PWRDN# operation.

2.10 PWRGD/PWRDN#

PWRGD is asserted high and deasserted low. Deassertion of PWRGD (pulling the signal low) is equivalent to indicating a power-down condition. PWRGD (assertion) is used by the ZL30291B to sample initial configurations such as SMB_ADR0_tri, SMB_ADR1_tri, SSC_EN_tri, and MXCK_SEL_100# selections.

After PWRGD has been asserted high for the first time, the pin becomes a PWRDN# (Power Down) pin, which is used to disable (drive low/low) all clocks cleanly and instruct the device to invoke power savings mode. PWRDN# is a completely asynchronous active-low input. When entering power savings mode, PWRDN# should be asserted low prior to shutting off the input clock or power to ensure all clocks shut down in a glitch free manner. When PWRDN# is deasserted high, all clocks will start and stop without any abnormal behavior and will meet all AC and DC parameters.

The assertion and de-assertion of PWRDN# is asynchronous. Refer to [Table 2-1](#), [Table 2-2](#), and [Table 2-3](#) for details on PWRGD/PWRDN# functionality.

2.11 PWRDN# Assertion

When PWRDN# is sampled low by two consecutive rising edges of CK#, all differential outputs will be disabled on the next CK# high to low transition. It is possible that PWRDN# transition occurs right after the rising edge of 100M clock because PWRDN# transition is asynchronous with 100M clock. In this case it will take up to three clock cycles to disable the outputs.




FIGURE 2-7: PWRDN# Assertion.

2.12 PWRGD Assertion

PWRGD to the clock buffer should not be asserted before V_{DD} reaches $V_{DD(MIN)} = 3.3V - 9\%$. Prior to $V_{DD(MIN)}$, it is recommended to hold PWRGD low (less than 0.5V).




FIGURE 2-8: PWRGD and V_{DD} Relationship Diagram.

The power-up latency t_{STABLE} is to be less than 5 ms. This is the time from the assertion of the PWRGD signal to the time that stable clocks are output from the buffer chip. All differential outputs that are stopped in a Low/Low condition resulting from power down must be driven to high/low differential output in less than 300 μs of PWRGD assertion to a voltage greater than 200 mV.




FIGURE 2-9: PWRGD Assertion.

2.13 SMB_ADR0_tri, SMB_ADR1_tri – Address Selection

SMB_ADR0_tri and SMB_ADR1_tri are tri-level hardware pins, which program the appropriate address for the ZL30291B. The two tri-level input pins can configure the ZL30291B to nine different addresses as indicated in [Table 2-4](#) (refer to [Table 3-16](#) for VIL_tri, VIM_tri, VIH_tri signal level).

TABLE 2-4: SMBUS ADDRESS TABLE

SMBUS_ADR1_tri	SMBUS_ADR0_tri	SMBus Address
L	L	D2
L	M	D4
L	H	D6
M	L	B2
M	M	B4
M	H	B6
H	L	BA
H	M	BC
H	H	BE

2.14 SMBus Byte Read/Write

Reading or writing a register in a SMBus client device in byte mode always involves specifying the register number.

Read. The standard byte read is as shown in Figure 2-10. It is an extension of the byte write. The write start condition is repeated then the client device starts sending data and the server acknowledges it until the last byte is sent. The server terminates the transfer with a NAK then a stop condition. For byte operation, the 2⁷th bit of the command byte must be set. For block operations, the 2⁷th bit must be reset. If the bit is not set, the next byte must be the byte transfer count.




FIGURE 2-10: SMBus Byte Read.

Write. Figure 2-11 illustrates a simple typical byte write. For byte operation the 2⁷th bit of the command byte must be set.




FIGURE 2-11: SMBus Byte Write.

2.15 SMBus Block Read/Write

For block operations, the 2⁷th bit must be reset. If the bit is not set the next byte must be the byte transfer count. The count can be between 1 and 32. It cannot be zero or exceed 32.

Read. After the client address is sent with the R/W condition bit set, the command byte is sent with the MSB = 0. The client Ack's the register index in the command byte. The server sends a repeat start function. After the client Ack's this the client sends the number of bytes. The server Ack's each byte except the last and sends a stop function.




FIGURE 2-12: SMBus Block Read.

Write. After the client address is sent with the R/W condition bit not set, the command byte is sent with the MSB = 0. The lower seven bits indicate what register to start the transfer at. If the command byte is 00h, the client device will be compatible with existing block mode client devices. The next byte of a write must be the count of bytes that the server will transfer to the client device. The byte count must be greater than zero and less than 33. Following this byte are the data bytes to be transferred to the client device. The client device always acknowledges each byte received. The transfer is terminated after the client sends the Ack and the server sends a stop function.




FIGURE 2-13: SMBus Block Write.

2.16 Programming via Side-Band Interface

The third output enable/disable method is a simple serial interface referred to as the Side-Band Interface (SBI). In the DB2000QL, this is a 3-wire interface consisting of SBI_DATA (input), SBI_CLK, and SHFT_LD# pins. The CK440Q adds an additional pin: SBI_OUT. This output is the last stage of the internal 20-bit shift register. The SBI_DATA pin is renamed to SBI_IN. When the SHFT_LD# pin is high, the rising edge of SBI_CLK can shift DATA into the shift register. After shifting data, the falling edge of SHFT_LD# loads the shift register contents to the output control register.

Both the SBI and the traditional interface feed common output enable/disable synchronization logic ensuring glitch free enable and disable of outputs, regardless of the method used.

Because the CK440Q has dedicated pins for the SBI, both SBI and the traditional SMBus methods are active at the same time. There are SMBus registers for masking off the disable function of the SBI interface. When set to a one, the mask register forces the SBI for its respective output to indicate 'enabled'. This prevents accidentally disabling critical outputs when using the SBI. Remember that the traditional SMBus enable bits and the OE# pins may still disable an output.

If the application does not use the SBI, the SBI input pins may be tied 'Low'. [Figure 2-14](#) provides a high level functional description of the SBI.




FIGURE 2-14: Side-Band Interface Control Logic – Functional Description.

2.17 Output Enable/Disable Priority

The CK440Q outputs require that outputs be enabled by an 'AND' function of all methods of enabling the output. Figure 2-15 illustrates this. There are three enable/disable paths: OE# pin (if present), a SMBus OE bit, and the Side-Band Interface. All three must indicate 'enable' for the output to be enabled. Conversely, any single enable/disable path can disable an output if it indicates 'disable'.




FIGURE 2-15: Output Enable Logic (per Output).

A closer study of Figure 2-15 shows the following must be true to enable an output:

- OE# pin (if present) must be 'low'
- SMBus OE bit must be 'high'
- Side-Band Interface must be 'high'

Additionally, one can see that the Side-Band Interface indicates a 'high' if the SBI_Mask_Bit OR the SBI_Output Register Bit are 'high'. This means that the SBI_MASK_Bit can prevent the SBI interface from disabling an output. Note that the SBI_MASK_Bits are SMBus registers.

The shift order follows the order of the SMBus enable bits in Byte[2:0] as shown in Figure 2-16. The first bit shifted in would be the output enable for the PFT_OUT, which is in Byte 2 bit 3. The last bit shifted in would be the output enable for 100M0, which is in Byte 0, bit 0.




FIGURE 2-16: Side-Band Shift Order.

The SMBus registers for the SBI Output and SBI_Mask follow the same bit order. Note that the SBI Output register contains the value latched from the shift register. Software must apply the SBI Mask bits to this value to get the output of the Side-Band Interface OR gate in [Figure 2-15](#).

[Figure 2-17](#) illustrates a star topology connection for the CK440Q SBI interface. The star topology allows independent configuration of each device. For CK440Q, this means shifting 20 bits at a time. A disadvantage is that a separate SHFT_LD# pin is required for each device.




FIGURE 2-17: Star SBI Topology for CK440Q.

The daisy chain topology allows configuration of any number of devices with only three signals from the SBI controller. It utilizes the SBI_OUT pin of one device to drive the SBI_IN pin of the next device in the daisy chain. Users must take care to shift the proper number of bits in this configuration. For the example shown in [Figure 2-18](#), the SBI bit stream consists of 40 bits.




FIGURE 2-18: Daisy-Chain SBI Topology for CK440Q.

2.18 Side-Band Interface Functionality and Detailed Timing

Figure 2-19 shows the basic timing of the side-band interface. The SHFT_LD# pin goes high to enable the SBI_CLK input. Next, the rising edge of SBI_CLK clocks SBI_IN data into the shift register. After the 20th clock, stop the clock low and drive the SHFT_LD# pin low. The falling edge of SHFT_LD# latches the shift register contents to the output control register, enabling or disabling the outputs. Always shift 20 bits of data into the shift register to control the outputs.




FIGURE 2-19: Side-Band Interface Functional Timing.

The SBI interface supports clock rates up to 25 MHz. The CK440Q allows two SBI connection topologies: star and daisy chain. In a star topology, multiple devices may share SBI_CLK and SBI_IN pins. In this topology, each CK440Q has a dedicated SHFT_LD# pin. In a daisy-chain topology, the SBI_OUT of one device connects to the SBI_IN device of a downstream device. When using the daisy chain topology, the user must shift a complete set of bits for the combined devices. Two daisy-chained CK440Q devices require shifting of 40 bits. When the SHFT_LD# pin is low, the SBI interface ignores any activity on the SBI_CLK and SBI_IN pins.

2.19 Platform Time (PFT) Phase/Frequency Tracking

PFT_IN/OUT allows different CK440 devices to frequency lock the 25 MHz clocks to a single time base. The system implementation is shown in [Figure 2-20](#).




FIGURE 2-20: *Frequency Lock.*

The local 25 MHz frequency locks to the PFT_IN clock if it is present. If PFT_IN is not present, the local 25 MHz frequency is sourced from the local crystal.

The output signal PFT_LOST# asserts if the PFT_IN clock is not present. If the PFT_IN clock is lost during operation, PFT_OUT and all other clocks are continued without timing glitches. If the PFT_IN clock is applied during operation, the frequency lock occurs according to the PFT filter to ensure a glitchless output of PFT_OUT.

PFT_IN does not replace the need for the local crystal oscillator and may not be used as the oscillator source.

The signed PPM difference between the supplied PFT_IN clock and the local crystal oscillator can be read in the SMBUS registers. The PPM difference is defined as the number of 1 ns steps that were required in the last 215 clocks, signed for direction.

The platform time tracking must be able to track ± 125 ppm difference between the local clock and the PFT_IN clock. The phase relationship between input PFT_IN and PFT_OUT is within (± 4 ns). The PTO timing parameters are given in [Table 2-5](#).

TABLE 2-5: PLATFORM TIME TIMING PARAMETERS

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
PTO_OUT Period	t_{PERIOD}	38	40	42	ns	Clock period
PPM Tracking	PFT_PPM	± 125	—	—	ppm	—

3.0 REGISTER MAP

Note: When differential outputs are disabled they drive low/low. For example, if 100M0 output is disabled, it will drive low on both 100M0 and 100M0# pins.

TABLE 3-1: BYTE 0: OUTPUT ENABLE CONTROL REGISTER 0

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Output Enable 100M0	Disabled	Enabled	RW	1	100M0
1	Output Enable 100M1	Disabled	Enabled	RW	1	100M1
2	Output Enable 100M2	Disabled	Enabled	RW	1	100M2
3	Output Enable 100M3	Disabled	Enabled	RW	1	100M3
4	Output Enable 100M4	Disabled	Enabled	RW	1	100M4
5	Output Enable 100M5	Disabled	Enabled	RW	1	100M5
6	Output Enable 100M6	Disabled	Enabled	RW	1	100M6
7	Output Enable MXCK8	Disabled	Enabled	RW	1	MXCK8

TABLE 3-2: BYTE 1: OUTPUT ENABLE CONTROL REGISTER 1

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Output Enable MXCK0	Disabled	Enabled	RW	1	MXCK0
1	Output Enable MXCK1	Disabled	Enabled	RW	1	MXCK1
2	Output Enable MXCK2	Disabled	Enabled	RW	1	MXCK2
3	Output Enable MXCK3	Disabled	Enabled	RW	1	MXCK3
4	Output Enable MXCK4	Disabled	Enabled	RW	1	MXCK4
5	Output Enable MXCK5	Disabled	Enabled	RW	1	MXCK5
6	Output Enable MXCK6	Disabled	Enabled	RW	1	MXCK6
7	Output Enable MXCK7	Disabled	Enabled	RW	1	MXCK7

TABLE 3-3: BYTE 2: OUTPUT ENABLE CONTROL REGISTER 2

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Output Enable 25M0	Disabled	Enabled	RW	1	25M0
1	Output Enable 25M1	Disabled	Enabled	RW	1	25M1
2	Output Enable 25M2	Disabled	Enabled	RW	1	25M2
3	Output Enable PFT_OUT	Disabled	Enabled	RW	1	PFT_OUT
4	Reserved	—	—	—	0	Reserved
5	Realtime Readback of MXCK_SEL pin	100 MHz Selected	25 MHz Selected	R	0	MXCK[8:0]
6	MXCK_SEL Control (Note 1)	Pin Control	Register Control	RW	0	MXCK[8:0]
7	MXCK_SEL	100 MHz	25 MHz	RW	0	MXCK[8:0]

Note 1: If MXCK_SEL Control (bit 6) is set to '0' (default), MXCK[8:0] outputs are controlled with MXCK_SEL_100 pin. If MXCK_SEL Control (bit 6) is set to '1' then MXCK[8:0] outputs are controlled with MXCK_SEL bit (bit 7). MXCK_SEL switchover is asynchronous. If the user needs glitch free transition, the outputs shall be disabled first and enabled only after the MXCK_SEL is changed.

TABLE 3-4: BYTE 3: PFT CONTROL REGISTER

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Reserved	—	—	—	0	Reserved
1	Reserved	—	—	—	0	Reserved
2	Reserved	—	—	—	0	Reserved
3	Reserved	—	—	—	0	Reserved
4	Reserved	—	—	—	0	Reserved
5	Clear Delta Frequency Registers (Byte 4 and 5)	—	All bits reset to 0	RW	0	Reserved
6	Stop Delta Frequency Update (Byte 4 and 5)	Disabled	Enabled	RW	0	Reserved
7	Realtime Readback of PFT_LOST#	PFT_LOST# low	PFT_LOST# high	R	Realtime	PFT_OUT

Note 1: Prior to reading the delta frequency between PFT_IN and the local 25 MHz XO (Bytes 4 and 5), the user should set bit 6 to prevent the case where one of the PFT Frequency Delta Registers is read before and the other after the internal update. This bit should be cleared after the read has been completed.

TABLE 3-5: BYTE 4: PFT FREQUENCY DELTA REGISTER 0 (LEAST SIGNIFICANT BYTE)

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	PFT – 25 MHz XO bit 0	—	—	R	Realtime	—
1	PFT – 25 MHz XO bit 1	—	—	R	Realtime	—
2	PFT – 25 MHz XO bit 2	—	—	R	Realtime	—
3	PFT – 25 MHz XO bit 3	—	—	R	Realtime	—
4	PFT – 25 MHz XO bit 4 (Note 1)	—	—	R	Realtime	—
5	PFT – 25 MHz XO bit 5	—	—	R	Realtime	—
6	PFT – 25 MHz XO bit 6	—	—	R	Realtime	—
7	PFT – 25 MHz XO bit 7	—	—	R	Realtime	—

Note 1: Byte 4 and 5 contain frequency difference between the PFT clock and the local 25 MHz reference in two's complement format with resolution (step size) of $1 \text{ ns} * (25 \text{ MHz}/2^{15}) \approx 1 \text{ ns}/1.31 \text{ ms} = 0.763 \text{ ppm}$. Byte 4 contains the least significant byte.

TABLE 3-6: BYTE 5: PFT FREQUENCY DELTA REGISTER 1 (MOST SIGNIFICANT BYTE)

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	PFT – 25 MHz XO bit 8	—	—	R	Realtime	—
1	PFT – 25 MHz XO bit 9	—	—	R	Realtime	—
2	PFT – 25 MHz XO bit 10	—	—	R	Realtime	—
3	PFT – 25 MHz XO bit 11	—	—	R	Realtime	—
4	PFT – 25 MHz XO bit 12 (Note 1)	—	—	R	Realtime	—
5	PFT – 25 MHz XO bit 13	—	—	R	Realtime	—
6	PFT – 25 MHz XO bit 14	—	—	R	Realtime	—
7	PFT – 25 MHz XO bit 15	—	—	R	Realtime	—

Note 1: Byte 4 and 5 contain frequency difference between the PFT clock and the local 25 MHz reference in two's complement format with resolution (step size) of $1 \text{ ns} * (25 \text{ MHz}/2^{15}) \approx 1 \text{ ns}/1.31 \text{ ms} = 0.763 \text{ ppm}$. Byte 5 contains the most significant byte.

TABLE 3-7: BYTE 6: SSC PLL CONTROL REGISTER

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	SSC Select	bit1 bit0: SSC State 00: SSC Off 01: SSC = -0.3% 10: Reserved 11: SSC = -0.5%		RW	Latch SSC Pin on Power-Up	100M[6:0] and MXCK[8:0] if MXCK_SEL is low
1				RW	Latch SSC Pin on Power-Up	100M[6:0] and MXCK[8:0] if MXCK_SEL is low
2	SSC Pin Control	Enabled	Disabled	RW	0	100M[6:0] and MXCK[8:0] if MXCK_SEL is low
3	SSC PLL Input Source	XTAL	Filter PLL (Note 1)	RW	0	100M[6:0] and MXCK[8:0] if MXCK_SEL is low
4	Readback of SSC_ENABLE Pin	bit1 bit0: SSC State 00: SSC Off 01: SSC = -0.3% 10: Reserved 11: SSC = -0.5%		R	Realtime	100M[6:0] and MXCK[8:0] if MXCK_SEL is low
5				R	Realtime	100M[6:0] and MXCK[8:0] if MXCK_SEL is low
6	Reserved	—	—	—	0	Reserved
7	Reserved	—	—	—	0	Reserved

Note 1: When “SSC PLL Input Source” selects the “Filter PLL” option, there’s no guarantee the outputs will be synchronized.

TABLE 3-8: BYTE 7: OE# REALTIME READBACK CONTROL REGISTER

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Realtime Readback of OE_0# pin	OE_0# Low	OE_0# High	R	Realtime	100M0
1	Realtime Readback of OE_1# pin	OE_1# Low	OE_1# High	R	Realtime	100M1
2	Realtime Readback of OE_2# pin	OE_2# Low	OE_2# High	R	Realtime	100M2
3	Realtime Readback of OE_3# pin	OE_3# Low	OE_3# High	R	Realtime	100M3
4	Realtime Readback of OE_4# pin	OE_4# Low	OE_4# High	R	Realtime	100M4
5	Realtime Readback of OE_5# pin	OE_5# Low	OE_5# High	R	Realtime	100M5
6	Realtime Readback of OE_6# pin	OE_6# Low	OE_6# High	R	Realtime	100M6
7	Reserved	—	—	R	0	—

TABLE 3-9: BYTE 8: VENDOR/REVISION IDENTIFICATION CONTROL REGISTER

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Vendor ID Bit 0	—	—	R	1	—
1	Vendor ID Bit 1	—	—	R	1	—
2	Vendor ID Bit 2	—	—	R	0	—
3	Vendor ID Bit 3	—	—	R	0	—
4	Revision Code Bit 0	—	—	R	0	—
5	Revision Code Bit 1	—	—	R	1	—
6	Revision Code Bit 2	—	—	R	0	—
7	Revision Code Bit 3	—	—	R	0	—

TABLE 3-10: BYTE 9: DEVICE ID CONTROL REGISTER

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	Device ID 0	—	—	R	1	—
1	Device ID 1	—	—	R	1	—
2	Device ID 2	—	—	R	0	—
3	Device ID 3	—	—	R	1	—
4	Device ID 4	—	—	R	1	—
5	Device ID 5	—	—	R	0	—
6	Device ID 6	—	—	R	1	—
7	Device ID 7 (MSB)	—	—	R	0	—

TABLE 3-11: BYTE 10: BYTE COUNT REGISTER

Bit	Description	If Bit = 0	If Bit = 1	Type	Default	Output(s) Affected
0	BC0 - Writing to this register configures how many bytes will be read back	—	—	RW	0	—
1	BC1 - Writing to this register configures how many bytes will be read back	—	—	RW	0	—
2	BC2 - Writing to this register configures how many bytes will be read back	—	—	RW	0	—
3	BC2 - Writing to this register configures how many bytes will be read back	—	—	RW	1	—
4	BC3 - Writing to this register configures how many bytes will be read back	—	—	RW	0	—
5	BC4 - Writing to this register configures how many bytes will be read back	—	—	RW	0	—
6	Reserved	—	—	—	0	—
7	Reserved	—	—	—	0	—

TABLE 3-12: BYTE 11: SIDE-BAND INTERFACE MASK REGISTER 0

Bit	Description	If Bit = 0 (Note 1)	If Bit = 1 (Note 1)	Type	Default	Output(s) Affected
0	SBI Mask 100M0	Off	On	RW	0	100M0
1	SBI Mask 100M1	Off	On	RW	0	100M1
2	SBI Mask 100M2	Off	On	RW	0	100M2
3	SBI Mask 100M3	Off	On	RW	0	100M3
4	SBI Mask 100M4	Off	On	RW	0	100M4
5	SBI Mask 100M5	Off	On	RW	0	100M5
6	SBI Mask 100M6	Off	On	RW	0	100M6
7	SBI Mask MXCK8	Off	On	RW	0	MXCK8

Note 1: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit, or OE# pin (present only for 100M outputs).

TABLE 3-13: BYTE 12: SIDE-BAND INTERFACE MASK REGISTER 1

Bit	Description	If Bit = 0 (Note 1)	If Bit = 1 (Note 1)	Type	Default	Output(s) Affected
0	SBI Mask MXCK0	Off	On	RW	0	MXCK0
1	SBI Mask MXCK1	Off	On	RW	0	MXCK1
2	SBI Mask MXCK2	Off	On	RW	0	MXCK2
3	SBI Mask MXCK3	Off	On	RW	0	MXCK3
4	SBI Mask MXCK4	Off	On	RW	0	MXCK4
5	SBI Mask MXCK5	Off	On	RW	0	MXCK5
6	SBI Mask MXCK6	Off	On	RW	0	MXCK6
7	SBI Mask MXCK7	Off	On	RW	0	MXCK7

Note 1: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit.

TABLE 3-14: BYTE 13: SIDE-BAND INTERFACE MASK REGISTER 2

Bit	Description	If Bit = 0 (Note 1)	If Bit = 1 (Note 1)	Type	Default	Output(s) Affected
0	SBI Mask 25M0	Off	On	RW	0	25M0
1	SBI Mask 25M1	Off	On	RW	0	25M1
2	SBI Mask 25M2	Off	On	RW	0	25M2
3	SBI Mask PFT_OUT	Off	On	RW	0	PFT_OUT
4	Reserved	—	—	—	0	—
5	Reserved	—	—	—	0	—
6	Reserved	—	—	—	0	—
7	Reserved	—	—	—	0	—

Note 1: If '0', the Side-Band Interface register may disable the output. If '1', the Side-Band Interface cannot disable the output. Such an output may only be disabled by the respective SMBus bit.

TABLE 3-15: BYTE 14: SIDE-BAND INTERFACE READBACK REGISTER 0

Bit	Description	If Bit = 0 (Note 1)	If Bit = 1 (Note 1)	Type	Default	Output(s) Affected
0	SBI Readback 100M0	Disabled	Enabled	R	1	100M0
1	SBI Readback 100M1	Disabled	Enabled	R	1	100M1
2	SBI Readback 100M2	Disabled	Enabled	R	1	100M2
3	SBI Readback 100M3	Disabled	Enabled	R	1	100M3
4	SBI Readback 100M4	Disabled	Enabled	R	1	100M4
5	SBI Readback 100M5	Disabled	Enabled	R	1	100M5
6	SBI Readback 100M6	Disabled	Enabled	R	1	100M6
7	SBI Readback MXCK8	Disabled	Enabled	R	1	MXCK8

Note 1: If the Side-Band interface is used, this register latches the content of the shift register. A '0' indicates that the corresponding differential output is disabled unless the bit has been masked off in SBI Mask register. A '1' indicates that the output is enabled if the corresponding SMBus OE bit is set high and OE# pin (present only for 100M outputs) is pulled low.

TABLE 3-16: BYTE 15: SIDE-BAND INTERFACE READBACK REGISTER 1

Bit	Description	If Bit = 0 (Note 1)	If Bit = 1 (Note 1)	Type	Default	Output(s) Affected
0	SBI Readback MXCK0	Disabled	Enabled	R	1	MXCK0
1	SBI Readback MXCK1	Disabled	Enabled	R	1	MXCK1
2	SBI Readback MXCK2	Disabled	Enabled	R	1	MXCK2
3	SBI Readback MXCK3	Disabled	Enabled	R	1	MXCK3
4	SBI Readback MXCK4	Disabled	Enabled	R	1	MXCK4
5	SBI Readback MXCK5	Disabled	Enabled	R	1	MXCK5
6	SBI Readback MXCK6	Disabled	Enabled	R	1	MXCK6
7	SBI Readback MXCK7	Disabled	Enabled	R	1	MXCK7

Note 1: If the Side-Band interface is used, this register latches the content of the shift register. A '0' indicates that the corresponding differential output is disabled resistors unless the bit has been masked off in SBI Mask register. A '1' indicates that the output is enabled if the corresponding SMBus OE bit is set high.

TABLE 3-17: BYTE 16: SIDE-BAND INTERFACE READBACK REGISTER 2

Bit	Description	If Bit = 0 (Note 1)	If Bit = 1 (Note 1)	Type	Default	Output(s) Affected
0	SBI Readback 25M0	Disabled	Enabled	R	1	25M0
1	SBI Readback 25M1	Disabled	Enabled	R	1	25M1
2	SBI Readback 25M2	Disabled	Enabled	R	1	25M2
3	SBI Readback PFT_OUT	Disabled	Enabled	R	1	PFT_OUT
4	Reserved	Disabled	Enabled	R	0	—
5	Reserved	Disabled	Enabled	R	0	—
6	Reserved	Disabled	Enabled	R	0	—
7	Reserved	Disabled	Enabled	R	0	—

Note 1: If the Side-Band interface is used, this register latches the content of the shift register. A '0' indicates that the corresponding differential output is disabled unless the bit has been masked off in SBI Mask register. A '1' indicates that the output is enabled if the corresponding SMBus OE bit is set high.

4.0 ELECTRICAL CHARACTERISTICS

4.1 AC and DC Electrical Characteristics

TABLE 4-1: ABSOLUTE MAXIMUM RATINGS

Note 1, Note 2, Note 3

Parameter	Symbol	Min.	Max.	Units
3.3V Core Supply Voltage	V_{DD}	—	+3.9	V
3.3V I/O Supply Voltage	V_{DD}	—	+3.9	V
3.3V Input High Voltage (Note 4)	V_{IH}	—	+4.6	V
3.3V Input Low Voltage	V_{IL}	−0.5	—	V
Storage Temperature	T_S	−65	+150	°C
Input ESD Protection (Note 5)	V_{DD-IN}	2000	—	V

- Note 1:** Exceeding these values may cause permanent damage.
Note 2: Functional operation under these conditions is not implied.
Note 3: Voltages are with respect to ground (GND) unless otherwise stated.
Note 4: Maximum V_{IH} is not to exceed maximum V_{DD} .
Note 5: Human body model.

4.2 DC Electrical Specifications

TABLE 4-2: DC OPERATING CHARACTERISTICS

Note 1

Parameter	Symbol	Min.	Typ.	Max.	Units
3.3V Core Supply Voltage	V_{DD}	2.97	3.3	3.63	V
3.3V I/O Supply Voltage	V_{DD}	2.97	3.3	3.63	V
3.3V Input High Voltage	V_{IH}	2.0	—	$V_{DD} + 0.3$	V
3.3V Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	—	0.8	V
Input Leakage Current (Note 4)	I_{IL}	−5	—	5	μA
Input Midrange Voltage, 3-level CMOS Input (Note 3)	V_{IM3}	1.3	—	1.8	V
Input High Voltage, 3-level CMOS Input	V_{IH3}	2.4	—	V_{DD}	V
Input Capacitance (Note 2)	C_{IN}	—	—	4.5	pF
Input Capacitance of XIN Pin	C_{INX}	—	—	12	pF
Output Capacitance (Note 2)	C_{OUT}	—	—	4.5	pF
Output Capacitance of PFT_LOST# and XOUT pins	C_{OUTS}	—	—	12	pF
Ambient Temperature	T_A	−40	—	+85	°C

- Note 1:** Voltages are with respect to ground (GND) unless otherwise stated.
Note 2: For parasitic simulation, use IBIS model.
Note 3: V_{IM3} max. is 1.8V for $V_{DD} - 5\%$. For $V_{DD} - 10\%$, this value is 1.65V.
Note 4: I_{IL} does not include current through pull-up/pull-down resistors.

TABLE 4-3: DIFFERENTIAL DC OUTPUT CHARACTERISTICS

Note 1

Characteristics	Symbol	Min.	Typ.	Max.	Units
Maximum Voltage (Overshoot) (Note 2)	V_{OVS}	—	—	$V_{HIGH} + 75$	mV
Maximum Voltage (Undershoot) (Note 2)	V_{UDS}	—	—	$V_{LOW} + 75$	mV
Voltage High (Note 2)	V_{HIGH}	225	—	270	mV
Voltage Low (Note 2)	V_{LOW}	10	—	150	mV
Absolute Crossing Point Voltages (Note 2)	V_{CROSS_ABS}	130	—	200	mV
Output Buffer Differential Impedance (Note 3)	$DIFF_Z$	85 -5%	—	85 +5%	Ω
Output Buffer Differential Impedance (Note 4)	$DIFF_{ZCROSSING}$	85 -20%	—	85 +20%	Ω

Note 1: Voltages are with respect to ground (GND) unless otherwise stated.

2: Measured into DC test load, see Figure 4-1.

3: Measured at V_{OL}/V_{OH} .

4: Measured during a transition.




FIGURE 4-1: DC Test Load (in Accordance with CK440Q Specification).




FIGURE 4-2: Single-Ended Measurement Points from t_{RISE} and t_{FALL} .




FIGURE 4-3: Single-Ended Measurement Points for V_{OVS} , V_{UDS} , V_{RB} .




FIGURE 4-4: Differential Output Clock Measurement Points.

4.3 AC Electrical Specifications




FIGURE 4-5: AC Test Load (in Accordance with CK440Q Specification).

TABLE 4-4: DIFFERENTIAL OUTPUT CLOCK AC CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Units
Clock Stabilization Time from PWRGD	t_{STABLE}	—	—	5	ms
Slew Rate at V_{CROSS} (Note 1)	Slew_Rate	2	—	4	V/ns
Slew Rate at V_{CROSS} (Note 1)	Rise/Fall Matching	—	—	20%	V
Duty Cycle for All 100 MHz Outputs (Note 1)	$t_{\text{DutyCycle_100M}}$	45	—	55	%
Duty Cycle for All 25 MHz Outputs (Note 2)	$t_{\text{DutyCycle_25MM}}$	47	—	53	%
Duty Cycle for All 25 MHz Outputs (Note 3)		43	—	57	%
Duty Cycle for All 25 MHz Outputs (Note 4)		48	—	52	%

Note 1: Measured into Figure 4-5 AC test load.

2: XTAL as source.

3: XO as source with 45% to 55% duty cycle specified.

4: XO as source with 50% duty cycle and rise/fall time of 1 ns driving 10 pF load or better (PFT_IN clock not active).

TABLE 4-5: DIFFERENTIAL INPUT CLOCK AC CHARACTERISTICS (PFT_IN/PFT_IN#)

Parameter	Symbol	Min.	Typ.	Max.	Units
Input Slew Rate	SR_{IN}	0.7	—	—	V/ns
Input Differential Voltage Swing	V_{SWING}	200	—	2000	mV

TABLE 4-6: CURRENT CONSUMPTION

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Active Mode Supply Current	$I_{\text{DDPG_DIS}}$	—	90	115	mA	All outputs disabled, Note 1
	$I_{\text{DDPG_100M}}$	—	7.3	9		Current consumption per 100 MHz output, Note 1
	$I_{\text{DDPG_25M}}$	—	1.8	3		Current consumption per 25 MHz output, Note 1
Power Down Mode Supply Current	I_{DDPD}	—	—	12	mA	All outputs disabled, Note 1, Note 2, Note 3
	$I_{\text{DDPD25MPG}}$	—	35	45		All outputs disabled except 25M[2] (25MPG pulled high), Note 1, Note 2, Note 3

Note 1: $V_{\text{DD}} = 3.3\text{V} \pm 10\%$.

2: Device operating in low power mode (Pin PWRGD/PWRDN# = 0).

3: SHFT_LD# is kept low during this measurement.

TABLE 4-7: SKEW AND JITTER

Electrical Characteristics: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, Supply Voltage $V_{\text{DD}} = 3.3\text{V} \pm 10\%$.

Group	Description	Min.	Max.	Units	Notes
100 MHz	RMS Jitter PCIe G4 (Source: xtal, SSC off)	—	0.40	ps_{RMS}	Note 1, Note 2, Note 3
100 MHz	RMS Jitter PCIe G5 (Source: xtal, SSC off)	—	0.08	ps_{RMS}	Note 4
100 MHz	RMS Jitter PCIe G6 (Source: xtal, SSC off)	—	0.045	ps_{RMS}	Note 4
100 MHz	RMS Jitter PCIe G4 (Source: xtal, SSC: on)	—	0.40	ps_{RMS}	Note 1, Note 2, Note 3
100 MHz	RMS Jitter PCIe G5 (Source: xtal, SSC: on)	—	0.08	ps_{RMS}	Note 4

TABLE 4-7: SKEW AND JITTER (CONTINUED)

Electrical Characteristics: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, Supply Voltage $V_{DD} = 3.3\text{V} \pm 10\%$.

Group	Description	Min.	Max.	Units	Notes
100 MHz	RMS Jitter PCIe G6 (Source: xtal, SSC on)	—	0.045	ps _{RMS}	Note 4
100 MHz	RMS Jitter PCIe G4 (Source: PTI, SSC: off)	—	0.40	ps _{RMS}	Note 1, Note 2, Note 3
100 MHz	RMS Jitter PCIe G5 (Source: PTI, SSC: off)	—	0.08	ps _{RMS}	Note 4
100 MHz	RMS Jitter PCIe G6 (Source: PTI, SSC: off)	—	0.045	ps _{RMS}	Note 4
100 MHz	RMS Jitter PCIe G4 (Source: PTI, SSC: on)	—	0.40	ps _{RMS}	Note 1, Note 2, Note 3
100 MHz	RMS Jitter PCIe G5 (Source: PTI, SSC: on)	—	0.08	ps _{RMS}	Note 4
100 MHz	RMS Jitter PCIe G6 (Source: PTI, SSC: on)	—	0.045	ps _{RMS}	Note 4
100 MHz	CLK to CLK Skew	—	50	ps	—
25 MHz no PFT_IN	Cycle to Cycle jitter	—	60	ps	Absolute
25 MHz	Cycle to Cycle jitter	—	1	ns	Absolute
25 MHz	CLK to CLK Skew	—	1	ns	—

Note 1: Measured into AC test load. See Figure 4-5.

2: Measured from differential cross-point to differential cross-point.

3: Measured after the measurement filter. Sample size 100k clock periods.

4: PCIe Gen5 and Gen6 transfer functions measured with Phase Noise Analyzer.

4.4 Power Noise Tolerance

The simulation model for the noise profile for each VDD pin is given by the following circuit:




FIGURE 4-6: Simulation Model.

V_{AC} is a swept, single-tone sinusoid. $R = \frac{1}{2}\Omega$, $L = 1\text{ nH}$, and the decoupling capacitor is $0.1\text{ }\mu\text{F}$.

The peak noise allowed for the VDD (or VDDA) is given in Table 4-8.

This results in the following maximum noise delivered to the pin of the device:




FIGURE 4-7: Power Noise Transfer Function.

ZL30291B

This is based on the solution to the PDN reference circuit.

EQUATION 4-1:

$$\frac{V_{DD}}{V_{AC}} = \frac{1}{1 + j\omega RC - \omega^2 LC}$$

The jitter and electrical characteristics are met with AC noise present on any of the power pins. The values given are peak to peak electrical noise.

The device meets specification in the presence of at least this much noise on the power pins.

TABLE 4-8: POWER NOISE TOLERANCE: $T_A = -40$ TO $+85^\circ\text{C}$; SUPPLY VOLTAGE $V_{DD} = 3.3\text{ V} \pm 10\%$

V_{DD} Electrical Noise Range	Symbol	Min.	Typ.	Max.	Units	Notes
$f_{\text{NOISE}} = 12\text{ kHz to } 20\text{ MHz}$	N_{VDD_MID}	40	—	—	mV _{PP}	Note 1 , Note 2 , Note 3
$f_{\text{NOISE}} > 20\text{ MHz}$	N_{VDD_HIGH}	20	—	—	mV _{PP}	Note 1 , Note 2 , Note 3
$f_{\text{NOISE}} = 12\text{ kHz to } 25\text{ MHz}$	$N_{VDDXTAL}$	20	—	—	mV _{PP}	Note 1 , Note 2 , Note 3

- Note 1:** The device meets all specification in the presence of noise specified in this table.
2: Jitter and electrical characteristics are met with specified AC noise present on any of the power pins.
3: Over the specified frequency range, a single sinusoid tone should be assumed swept as the worst case.

4.5 SMBus Electrical Characteristics

TABLE 4-9: SMBUS ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min.	Max.	Notes
Nominal Bus Voltage	V_{DD_SMB}	2.7V	5.5V	Note 1
Input Low Voltage	V_{IL}	—	0.8V	—
Input High Voltage	V_{IH}	2.1V	V_{DD_SMB}	—
Output Low Voltage	V_{OL}	—	0.4V	At $I_{PULLUP(MAX)}$
Input Leakage Current	I_{LEAK}	—	$\pm 10\text{ }\mu\text{A}$	—
Current Sinking at $V_{OL(MAX)}$	I_{PULLUP}	4 mA	—	—
Pin Capacitive Load	C_L	—	12 pF	—
Signal Noise Immunity from 10 MHz to 100 MHz	V_{NOISE}	300 mV _{PP}	—	—
Noise Spike Suppression Time	t_{SPIKE}	0 ns	50 ns	Note 2
SMBus Operating Frequency	f_{SMB}	10 kHz	100 kHz	100 kHz mode
		10 kHz	400 kHz	400 kHz mode
Bus Free Time between Stop and Start Condition	t_{BUF}	4.7 μs	—	100 kHz mode
		1.3 μs	—	400 kHz mode
Hold Time after (Repeated) Start Condition; After this period, the first clock is generated.	$t_{HD:STA}$	4.0 μs	—	100 kHz mode
		0.6 μs	—	400 kHz mode
Repeated Start Condition Setup Time	$t_{SU:STA}$	4.7 μs	—	100 kHz mode
		0.6 μs	—	400 kHz mode

TABLE 4-9: SMBUS ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Min.	Max.	Notes
Stop Condition Setup Time	$t_{\text{SU:STO}}$	4.0 μs	—	100 kHz mode
		0.6 μs	—	400 kHz mode
Data Hold Time	$t_{\text{HD:DAT}}$	300 ns	—	100 kHz mode
		0 ns	—	400 kHz mode
Data Setup Time	$t_{\text{SU:DAT}}$	250 ns	—	100 kHz mode
		100 ns	—	400 kHz mode
Clock Low Period	t_{LOW}	4.7 μs	—	100 kHz mode
		1.3 μs	—	400 kHz mode
Clock High Period	t_{HIGH}	4.0 μs	50 μs	100 kHz mode
		0.6 μs	50 μs	400 kHz mode
Clock/Data Fall Time	t_{F}	—	300 ns	Note 3
Clock/Data Rise Time	t_{R}	—	1000 ns	100 kHz mode, Note 3
		—	300 ns	400 kHz mode, Note 3

Note 1: 3V to 5V $\pm 10\%$.

2: Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

3: Rise and fall time is defined as follows: $t_{\text{R}} = (V_{\text{IL(MAX)}} - 0.15)$ to $(V_{\text{IH(MIN)}} + 0.15)$; $t_{\text{F}} = (V_{\text{IH(MIN)}} + 0.15)$ to $(V_{\text{IL(MAX)}} - 0.15)$.




FIGURE 4-8: SMBus Timing.

TABLE 4-10: SIDE-BAND INTERFACE ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Clock Period	t_{PERIOD}	40	—	—	ns	—
SHFT Setup Time to Clock	t_{SETUP}	10	—	—	ns	SHFT_LD# high to SBI_CLK rising edge
SBI_IN Setup Time	t_{DSU}	5	—	—	ns	SBI_IN setup to SBI_CLK rising edge
SBI_IN Hold Time	t_{DHOLD}	2	—	—	ns	SBI_IN hold after SBI_CLK rising edge
SBI_CLK to SBI_OUT	t_{CO}	2	—	—	ns	SBI_CLK rising edge to SBI_OUT valid
SHFT Hold Time	t_{SHOLD}	10	—	—	ns	SHFT_LD# hold (high) after SBI_CLK rising edge (SBI_CLK to SHFT_LD# falling edge)

TABLE 4-10: SIDE-BAND INTERFACE ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Enable/Disable Time	$t_{\text{EN/DIS}}$	4	—	10	clocks	Delay from SHFT_LD# falling edge to next output configuration taking effect, Note 1
Slew Rate	t_{SLEW}	0.7	—	4	V/ns	SBI_CLK input (between 20% and 80%), Note 2
SBI_OUT Voltage Level High	$V_{\text{SBI_OUT_high}}$	2.4	—	—	V	SBI_OUT sources 12 mA
SBI_OUT Voltage Level Low	$V_{\text{SBI_OUT_low}}$	—	—	0.4	V	SBI_OUT sinks 12 mA

Note 1: Refers to the output frequency for the selected clock.

2: Control input must be monotonic from 20% to 80% of input swing.





FIGURE 4-9: Side-Band Interface Timing.

TABLE 4-11: 8 MM X 8 MM UQFN PACKAGE THERMAL PROPERTIES

Parameter	Symbol	Value	Units	Conditions
Maximum Ambient Temperature	T_A	85	°C	—
Maximum Junction Temperature	$T_{J(\text{MAX})}$	125	°C	—
Junction to Ambient Thermal Resistance	θ_{JA}	22.8	°C/W	Still air
		18.4	°C/W	1 m/s airflow
		17.2	°C/W	2.5 m/s airflow
Junction to Board Thermal Resistance	θ_{JB}	7.1	°C/W	—
Junction to Case Thermal Resistance	θ_{JC}	1.2	°C/W	—
Junction to Top-Center Thermal Characterization	ψ_{JT}	0.1	°C/W	Still air

5.0 PACKAGE OUTLINE

5.1 Package Marking Information




Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.		
Underbar (_) and/or Overbar (¯) symbol may not be to scale.		

100-Lead 8 mm x 8 mm UQFN Package Outline and Recommended Land Pattern

100-Lead Ultra Thin Quad Flat, No Lead Package (D4C) - 8x8X0.6mm Body [UQFN] With Dual Terminal Rows and 5.10 Exposed Pad


Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-25520 Rev B Sheet 1 of 2

100-Lead Ultra Thin Quad Flat, No Lead Package (D4C) - 8x8X0.6mm Body [UQFN] With Dual Terminal Rows and 5.10 Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	100		
Pitch	e	0.50 BSC		
Overall Height	A	0.50	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.15 REF		
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	5.00	5.10	5.20
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	5.00	5.10	5.20
Outer Terminal Width	b1	0.13	0.18	0.23
Inner Terminal Width	b2	0.25	0.30	0.35
Outer Terminal Length	L1	0.35	0.40	0.45
Inner Terminal Length	L2	0.40	0.45	0.50
Outer Terminal to Inner Terminal	K1	0.25 REF		
Inner Terminal-to-Exposed-Pad	K2	0.35 REF		
Exposed Pad Index Chamfer	CH	0.30 REF		


Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated
- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25520 Rev B Sheet 2 of 2

100-Lead Ultra Thin Quad Flat, No Lead Package (D4C) - 8x8X0.6mm Body [UQFN] With Dual Terminal Rows and 5.10 Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Center Pad Width	X3			5.20
Center Pad Length	Y3			5.20
Contact Pad Spacing Outer Row	C1		7.99	
Contact Pad Spacing Outer Row	C2		7.99	
Contact Pad Spacing Inner Row	C3		6.246	
Contact Pad Spacing Inner Row	C4		6.246	
Contact Pad Width Outer Row (X56)	X1			0.25
Contact Pad Length Outer Row (X56)	Y1			0.85
Contact Pad Width Inner Row (X44)	X2			0.30
Contact Pad Length Inner Row (X44)	Y2			0.45
Contact Pad to Center Pad	G1	0.22		
Contact Pad to Contact Pad	G2	0.30		
Contact Pad to Contact Pad	G3	0.25		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-27520 Rev B

ZL30291B

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS20006990A (03-26-25)	—	Initial release of ZL30291B as Microchip DS20006990A.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>Device</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>
Part Number	Chip Carrier Type	Package	Media Type	Finish
Device: ZL30291B: CK440Q Compliant PCIe and Platform Timing Clock Generator Chip Carrier Type: L = Leadless Chip Carrier Package: D = 100-Lead 8 mm x 8 mm UQFN Media Type: F = 2,700/Reel G = 250/Tray Finish: 1 = Pb Free with Matte Sn lead finish, RoHS e3 Compliant				
Examples: a) ZL30291BLDF1: CK440Q Compliant PCIe and Platform Timing Clock Generator, Leadless Chip Carrier, 100-Lead UQFN, 2,700/Reel, Pb Free with Matte Sn lead finish, RoHS e3 Compliant b) ZL30291BLDG1: CK440Q Compliant PCIe and Platform Timing Clock Generator, Leadless Chip Carrier, 100-Lead UQFN, 250/Tray, Pb Free with Matte Sn lead finish, RoHS e3 Compliant Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.				

ZL30291B

NOTES:

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks>.

ISBN: 979-8-3371-0917-6

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.