

October 1995 Revised June 2000

### **NC7S32**

## TinyLogic™ HS 2-Input OR Gate

#### **General Description**

The NC7S32 is a single 2-Input high performance CMOS OR Gate. Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad  $V_{CC}$  range. ESD protection diodes inherently guard both inputs and output with respect to the  $V_{CC}$  and GND rails. Three stages of gain between inputs and outputs assures high noise immunity and reduced sensitivity to input edge rate.


#### **Features**

- Space saving SOT23 or SC70 5-lead package
- High Speed; t<sub>PD</sub> 3.5 ns typ
- $\blacksquare$  Low Quiescent Power;  $I_{CC} < 1~\mu\text{A}$
- Balanced Output Drive; 2 mA I<sub>OL</sub>, -2 mA I<sub>OH</sub>
- Broad V<sub>CC</sub> Operating Range: 2V–6V
- Balanced Propagation Delays
- Specified for 3V Operation


### **Ordering Code:**

Order Number	Package Product Code		Package Description	Supplied As	
Order Number	Number	Top Mark	rackage Description	Supplied As	
NC7S32M5	MA05B	7S32	5-Lead SOT23, JEDEC MO-178, 1.6mm	250 Units on Tape and Reel	
NC7S32M5X	MA05B	7S32	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel	
NC7S32P5	MAA05A	S32	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	250 Units on Tape and Reel	
NC7S32P5X	MAA05A	S32	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel	

### **Logic Symbol**



### **Connection Diagram**



Y = A + B

### **Pin Descriptions**

Pin Names	Description
A, B	Inputs
Y	Output

#### **Function Table**

A

Inputs		Output
	В	Y
	L	L
	Н	Н
	L	Н

Н

H = HIGH Logic Level L = LOW Logic Level

TinyLogic™ is a trademark of Fairchild Semiconductor Corporation.

### **Absolute Maximum Ratings**(Note 1)

### **Recommended Operating** Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$@V_{IN} \le -0.5V$	–20 mA
$@V_{IN} \ge V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>IN</sub> )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I <sub>OK</sub> )	

 $@V_{OUT} < -0.5V$ -20 mA  $@V_{OUT} > V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V<sub>OUT</sub>) DC Output Source or Sink

Current (I<sub>OUT</sub>) ±12.5 mA

-0.5V to  $V_{CC} + 0.5V$ 

260°C

DC V<sub>CC</sub> or Ground Current per

Output Pin ( $I_{CC}$  or  $I_{GND}$ ) ±25 mA -65°C to +150°C Storage Temperature (T<sub>STG</sub>)

Junction Temperature (T<sub>J</sub>) 150°C

Lead Temperature (T<sub>L</sub>) (Soldering, 10 seconds)

Power Dissipation (PD) @ +85°C

SOT23-5 200 mW SC70-5 150 mW

# Supply Voltage ( $V_{CC}$ )

2.0V to 6.0V Input Voltage (V<sub>IN</sub>) 0V to V<sub>CC</sub> Output Voltage (V<sub>OUT</sub>) 0V to V<sub>CC</sub> Operating Temperature (T<sub>A</sub>)  $-40^{\circ}$ C to  $+85^{\circ}$ C

Input Rise and Fall Time  $(t_r, \, t_f)$ 

V<sub>CC</sub> @ 2.0V 0 to 1000 ns V<sub>CC</sub> @ 3.0V 0 to 750 ns V<sub>CC</sub> @ 4.5V 0 to 500 ns V<sub>CC</sub> @ 6.0V 0 to 400 ns

Thermal Resistance ( $\theta_{JA}$ )

SOT23-5 300°C/W 425°C/W SC70-5

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside the databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**


Symbol	Parameter	v <sub>cc</sub>		$T_A = +25^{\circ}C$	;	T <sub>A</sub> = -40°	C to +85°C	Units	Condition
Cymbol	i di dilletei	(V)	Min	Тур	Max	Min	Max	Oilles	
V <sub>IH</sub>	HIGH Level Input Voltage	2.0	1.50			1.50		V	
		3.0-6.0	0.7V <sub>CC</sub>			0.7V <sub>CC</sub>		V	
V <sub>IL</sub>	LOW Level Input Voltage	2.0			0.50		0.50	V	
		3.0-6.0			$0.3 V_{\rm CC}$		$0.3  V_{CC}$	V	
V <sub>OH</sub>	HIGH Level Output Voltage	2.0	1.90	2.0		1.90			
		3.0	2.90	3.0		2.90		V	$I_{OH} = -20 \text{ mA}$
		4.5	4.40	4.5		4.40		V	$V_{IN} = V_{IH}$
		6.0	5.90	6.0		5.90			
									$V_{IN} = V_{IH}$
		3.0	2.68	2.85		2.63		V	$I_{OH} = -1.3 \text{ mA}$
		4.5	4.18	4.35		4.13		V	$I_{OH} = -2 \text{ mA}$
		6.0	5.68	5.85		5.63			$I_{OH} = -2.6 \text{ mA}$
$V_{OL}$	LOW Level Output Voltage	2.0		0.0	0.10		0.10		
		3.0		0.0	0.10		0.10	V	$I_{OL} = 20 \mu A$ $V_{IN} = V_{IL}$
		4.5		0.0	0.10		0.10	V	$V_{IN} = V_{IL}$
		6.0		0.0	0.10		0.10		
									$V_{IN} = V_{IL}$
		3.0		0.1	0.26		0.33	V	$I_{OL} = 1.3 \text{ mA}$
		4.5		0.1	0.26		0.33	V	$I_{OL} = 2 \text{ mA}$
		6.0		0.1	0.26		0.33		$I_{OL} = 2.6 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	6.0			±0.1		±1.0	μΑ	$V_{IN} = V_{CC}$ , GND
I <sub>CC</sub>	Quiescent Supply Current	6.0			1.0		10.0	μΑ	$V_{IN} = V_{CC}$ , GND

#### **AC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	Fig. No.
Cyllibol	r arameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	rig. No.
t <sub>PLH</sub> ,	Propagation Delay	5.0		3.5	15			ns	$C_{L} = 15  pF$	
t <sub>PHL</sub>		2.0		20	100		125			Ť
		3.0		12	27		35		C 50 = F	Figures 1, 3
		4.5		8	20		25	ns $C_L = 50 \text{ pF}$		1,0
		6.0		7	17		21			
t <sub>TLH</sub> ,	Output Transition Time	5.0		3.0	10			ns	$C_{L} = 15 pF$	
t <sub>THL</sub>		2.0		25	125		155			Ī
		3.0		16	35		45	ns C <sub>L</sub> = 50 pF		Figures 1, 3
		4.5		11	25		31			
		6.0		9	21		26			
C <sub>IN</sub>	Input Capacitance	Open		2	10		10	pF		
C <sub>PD</sub>	Power Dissipation Capacitance	5.0		6				pF	(Note 3)	Figure 2

Note 3: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See *Figure 2*) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:
I<sub>CCD</sub> = (C<sub>PD</sub>) (V<sub>CC</sub>) (f<sub>IN</sub>) + (I<sub>CC</sub>static).


### **AC Loading and Waveforms**



C<sub>L</sub> includes load and stray capacitance

Input PRR = 1.0 MHz, t<sub>w</sub> = 500 ns

FIGURE 1. AC Test Circuit



Input = AC Waveforms;

PRR = variable; Duty Cycle = 50%

FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms

# **Tape and Reel Specification**


#### TAPE FORMAT

TAFE FORMAT				
Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5, P5	Carrier	250	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


#### TAPE DIMENSIONS inches (millimeters)







SECTION A-A




BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-5	0 mm	0.093	0.096	0.138 ±0.004	0.053 ±0.004	0.157	0.315 ±0.004
	8 mm	(2.35)	(2.45)	(3.5 ±0.10)	(1.35 ±0.10)	(4)	(8 ±0.1)
SOT23-5	8 mm	0.130	0.130	0.138 ±0.002	0.055 ±0.004	0.157	0.315 ±0.012
		(3.3)	(3.3)	(3.5 ±0.05)	(1.4 ±0.11)	(4)	(8 ±0.3)

# Tape and Reel Specification (Continued)

REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 +0.059/-0.000	0.567	W1 +0.078/-0.039
0 111111	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 +1.50/-0.00)	(14.40)	(W1 +2.00/-1.00)



### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-2.00±0.20 + 0.65 + 5 4 1.9 B- 1.25±0.10 2.10±0.10 0.4 min -0.20 <sup>+0.10</sup> -0.05 0.25 LAND PATTERN RECOMMENDATION max 0.1 🚱 SEE DETAIL A 0.9±.10 0.95±0.15 0.10 6.00° △ max 0.1 R0.14 GAGE PLANE R0.10 0°-30° 0.20 6.00 0.425 NOMINAL **DETAIL A**

#### NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88A.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

MAA05ARevC

C. DIMENSIONS ARE IN MILLIMETERS.

#### 5-Lead SC70, EIAJ SC-88a, 1.25mm Wide Package Number MAA05A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com