## LV8760T <br> Bi-CMOS LSI Forward/Reverse H-bridge Driver

## Overview

The LV8760T is an H-bridge driver that can control four operation modes (forward, reverse, brake, and standby) of a motor. The low on-resistance, zero standby current, highly efficnet IC is optimal for use in driving brushed DC motors for office equipment.

## Features

- Forward/reverse H-bridge motor driver: 1 channel
- Built-in current limiter circuit
- Built-in thermal protection circuit
- Built-in short-circuit protection function


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VM max |  | 38 | V |
|  | $\mathrm{V}_{\text {CC }}$ max |  | 6 | V |
| Output peak current | lo peak | tw $\leq 20 \mathrm{~ms}$, duty $5 \%$ | 4 | A |
| Output continuous current | IO max |  | 3 | A |
| Logic input voltage | VIN |  | -0.3 to $V_{C C}+0.3$ | V |
| Allowable power dissipation | Pd max | Mounted on a specified board. * | 3.3 | W |
| Operating temperature | Topr |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified circuit board : $90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy 2-layer board (2SOP), with backside mounting.

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Allowable Operating Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage range | VM |  | 9 to 35 | V |
|  | $\mathrm{~V}_{\mathrm{CC}}$ |  | 3 to 5.5 | V |
| VREF input voltage | VREF |  | 0 to $\mathrm{V}_{\mathrm{CC}}-1.8$ | V |
| Logic input voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VM}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{VREF}=1.5 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| General |  |  |  |  |  |  |
| Standby mode current drain 1 | IMst | PS = "L" |  |  | 1 | $\mu \mathrm{A}$ |
| Standby mode current drain 2 | $\mathrm{l}^{\text {c }}$ St | PS = "L" |  |  | 1 | $\mu \mathrm{A}$ |
| Operating mode current drain 1 | IM | PS = "H", IN1 = "H", with no load |  | 1 | 1.3 | mA |
| Operating mode current drain 2 | ICC | PS = "H", IN1 = "H", with no load |  | 3 | 4 | mA |
| VREG output voltage | VREG | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {CC }}$ low-voltage cutoff voltage | VthV ${ }_{\text {CC }}$ |  | 2.5 | 2.7 | 2.9 | V |
| Low-voltage hysteresis voltage | VthHIS |  | 120 | 150 | 180 | mV |
| Thermal shutdown temperature | TSD | Design guarantee * | 155 | 170 | 185 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width | $\Delta \mathrm{TSD}$ | Design guarantee * |  | 40 |  | ${ }^{\circ} \mathrm{C}$ |
| Output block |  |  |  |  |  |  |
| Output on resistance | Ron1 | $\mathrm{I}_{\mathrm{O}}=3 \mathrm{~A}$, sink side |  | 0.2 | 0.25 | $\Omega$ |
|  | Ron2 | $\mathrm{I}^{\mathrm{O}}=-3 \mathrm{~A}$, source side |  | 0.32 | 0.40 | $\Omega$ |
| Output leakage current | Ioleak | $\mathrm{V}_{\mathrm{O}}=35 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Rising time | tr | 10\% to 90\% |  | 200 | 500 | ns |
| Falling time | tf | 90\% to 10\% |  | 200 | 500 | ns |
| Input output delay time | tpLH | IN1 or IN2 to OUTA or OUTB ( $\mathrm{L} \rightarrow \mathrm{H}$ ) |  | 550 | 700 | ns |
|  | tpHL | IN1 or IN2 to OUTA or OUTB ( $\mathrm{H} \rightarrow \mathrm{L}$ ) |  | 550 | 700 | ns |
| Charge pump block |  |  |  |  |  |  |
| Step-up voltage | VGH | $\mathrm{VM}=24 \mathrm{~V}$ | 28.0 | 28.7 | 29.8 | V |
| Rising time | tONG | VG $=0.1 \mu \mathrm{~F}$ |  | 250 | 500 | $\mu \mathrm{s}$ |
| Oscillation frequency | Fcp |  | 115 | 140 | 165 | kHz |
| Control system input block |  |  |  |  |  |  |
| Logic pin input current 1 | ${ }_{1 / 2}{ }^{\text {L }}$ | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ adaptive pin : PS | 5.6 | 8 | 10.4 | $\mu \mathrm{A}$ |
|  | ${ }_{12}{ }^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ adaptive pin : PS | 56 | 80 | 104 | $\mu \mathrm{A}$ |
| Logic pin input current 2 | $\mathrm{I}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ adaptive pin : IN1, IN2 | 5.6 | 8 | 10.4 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{N}} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ adaptive pin : IN1, IN2 | 35 | 50 | 65 | $\mu \mathrm{A}$ |
| Logic pin input H -level voltage | $\mathrm{V}_{1 \mathrm{~N}^{\mathrm{H}}}$ | adaptive pin : PS, IN1, IN2 | 2.0 |  |  | V |
| Logic pin input L-level voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ | adaptive pin : PS, IN1, IN2 |  |  | 0.8 | V |
| Current limiter block |  |  |  |  |  |  |
| VREF input current | IREF |  | -0.5 |  |  | $\mu \mathrm{A}$ |
| Current limit comparator threshold voltage | Vthlim | VREF $=1.5 \mathrm{~V}$ | 0.285 | 0.3 | 0.315 | V |
| Short-circuit protection block |  |  |  |  |  |  |
| SCP pin charge current | Iscp | SCP $=0 \mathrm{~V}$ | 3.5 | 5 | 6.5 | $\mu \mathrm{A}$ |
| Comparator threshold voltage | Vthscp |  | 0.8 | 1 | 1.2 | V |

* Design guarantee value and no measurement is made.


## Package Dimensions

unit : mm (typ)
3279


## Pin Assignment




Substrate Specifications (Substrate recommended for operation of LV8760T)

$$
\begin{array}{ll}
\text { Size } & : 90 \mathrm{~mm} \times 90 \mathrm{~mm} \times 1.6 \mathrm{~mm} \text { (two-layer substrate [2S0P]) } \\
\text { Material } & : \text { Glass epoxy } \\
\text { Copper wiring density } & : \mathrm{L} 1=95 \% / \mathrm{L} 2=95 \%
\end{array}
$$



L1 : Copper wiring pattern diagram


L2 : Copper wiring pattern diagram

## Cautions

1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when $90 \%$ or more of the Exposed Die-Pad is wet.
2) For the set design, employ the derating design with sufficient margin.

Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as vibration, impact, and tension.
Accordingly, the design must ensure these stresses to be as low or small as possible.
The guideline for ordinary derating is shown below :
(1)Maximum value $80 \%$ or less for the voltage rating
(2)Maximum value $80 \%$ or less for the current rating
(3)Maximum value $80 \%$ or less for the temperature rating
3) After the set design, be sure to verify the design with the actual product.

Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc.
Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction, possibly resulting in thermal destruction of IC.

## Block Diagram



Pin Functions

| Pin No. | Pin Name | Pin Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 16 \\ & 17 \end{aligned}$ | $\begin{aligned} & \text { IN1 } \\ & \text { IN2 } \end{aligned}$ | Output control signal input pin 1. Output control signal input pin 2. |  |
| 10 | PS | Power save signal input pin. |  |
| 18 | VREF | Reference voltage input pin for output current limit setting. |  |
| 19 | SCP | Short-circiut protection circuit, detection time setting capacitor connection pin. |  |
| 20 | $\mathrm{V}_{\mathrm{CC}}$ | Power supply connection pin for control block. |  |

Continued on next page.

Continued from preceding page.

| Pin No. | Pin Name | Pin Function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} 6,7 \\ 8,9 \\ 4,5 \\ 2,3 \\ 1 \end{gathered}$ | VM <br> OUTA <br> RNF <br> OUTB <br> PGND | Motor power-supply connection pin. <br> OUTA output pin. <br> Current sense resistor connection pin. <br> OUTB output pin. <br> Power ground. |  |
| $\begin{aligned} & 14 \\ & 13 \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{CP} 1 \\ & \mathrm{CP} 2 \\ & \mathrm{VG} \end{aligned}$ | Charge pump capacitor connection pin. Charge pump capacitor connection pin. Charge pump capacitor connection pin. |  |
| 15 | REG5 | Internal reference voltage output pin. |  |
| 11 | GND | Ground. |  |

## DC Motor Driver

1.DCM output control logic

| Contol Input |  |  | Output |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PS | IN1 | IN2 | OUTA | OUTB |  |
| L | $*$ | $*$ | OFF | OFF | Output OFF |
| H | L | L | OFF | OFF | CW (forward) |
| H | H | L | H | L | CCW (reverse) |
| H | L | H | L | H | Brake |
| H | H | H | L | L |  |

2.Current limit control timing chart


Braking operation time in current limit mode can be set by connecting a capacitor between SCP and GND pins. This setting is the same as the time setting required to turn off the outputs when an output short-circuit occurs as explained in the section entitled "Output Short-circuit Protection Function." See "Output Short-circuit Protection Function," for the settinig procedure.

## 3.Setting the current limit value

The current limit value of the DCM driver is determined by the VREF voltage and the resistance (RNF) connected across the RNF and GND pins using the following formula :

Ilimit [A] = (VREF [V] /5) /RNF [ $\Omega$ ])

Assuming VREF $=1.5 \mathrm{~V}, \mathrm{RNF}=0.2 \Omega$, the current limit is :
Ilimit $=1.5 \mathrm{~V} / 5 / 0.2 \Omega=1.5 \mathrm{~A}$

## Output short-circuit protection function

The LV8760T incorporates an output short-circuit protection circuit. It turns the ouputs off to prevent destruction of the IC if a problem such as an output pin being shorted to the motor power supply or ground occurs.
1.Protection function operation (Latch method)

The short-circuit protection circuit is activated when it detects the output short-circuit state. If the short-circuit state continues for the internally preset period $(\approx 4 \mu \mathrm{~s})$, the protection circuit turns off the output from which the short-circuit state has been detected. Then it turns the output on again after a lapse of the timer latch time described later. If the short-circuit state is still detected, it changes all the outputs to the standby mode and retains the state. The latched state is released by setting the PS to L .

2.How to set the SCP pin constant (timer latch-up setting)

The user can set the time at which the outputs are turned off when a short-circuit occurs by connecting a capacitor across the SCP and GND pins. The value of the capacitor can be determined by the following formula :

Timer latch-up : Tocp
Tocp $\approx \mathrm{C} \times \mathrm{V} / \mathrm{I}[\mathrm{s}]$
V : Comparator threshold voltage (1V typical)
I : SCP charge current ( $5 \mu \mathrm{~A}$ typical)
When a capacitor with a capacitance of 50 pF is connected across the SCP and GND pins, for example, Tscp is calculated as follows :

$$
\mathrm{Tscp}=50 \mathrm{pF} \times 1 \mathrm{~V} / 5 \mu \mathrm{~A}=10 \mu \mathrm{~s}
$$

## Application Circuit Example



Setting the current limit value
When $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$,
Vref $=1.5 \mathrm{~V}$
Ilimit $=$ Vref/5/RNF

$$
=1.5 \mathrm{~V} / 5 / 0.22 \Omega=1.36 \mathrm{~A}
$$

Setting the current limit regeneration time and short-circuit detection time

$$
\begin{aligned}
\mathrm{Tscp} & \approx \mathrm{C} \times \mathrm{V} / \mathrm{I} \\
& =100 \mathrm{pF} \times 1 \mathrm{~V} / 5 \mu \mathrm{~A} \\
& =20 \mu \mathrm{~s}
\end{aligned}
$$

$\square$ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
$\square$ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
■ Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of April, 2008. Specifications and information herein are subject to change without notice.

