TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHC123AF, TC74VHC123AFT, TC74VHC123AFK TC74VHC221AF, TC74VHC221AFT, TC74VHC221AFK

Dual Monostable Multivibrator

TC74VHC123AF/AFT/AFKRetriggerableTC74VHC221AF/AFT/AFKNon-Retriggerable

The TC74VHC123A/221A are high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology.

There are two trigger inputs, \overline{A} input (negative edge), and B input (positive edge). These inputs are valid for a slow rise/fall time signal ($t_r = t_f = 1$ s) as they are schmitt trigger inputs. This device may also be triggered by using \overline{CLR} input (positive edge).

After triggering, the output stays in a MONOSTABLE state for a time period determined by the external resistor and capacitor (R_X, C_X). A low level at the $\overline{\text{CLR}}$ input breaks this state.

Limits for CX and RX are:


External capacitor, CX: No limit

External resistor, R_X : V_{CC} = 2.0 V more than 5 k Ω $V_{CC} \geq 3.0 \text{ V more than 1 k} \Omega$

An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $t_{pd} = 8.1 \text{ ns}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation
 Standby state: 4 μA (max) at Ta = 25°C
 Active state: 600 μA (max) at Ta = 25°C
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is equipped with all inputs.
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 to 5.5 V
- Pin and function compatible with 74HC123A/221A




SOP16-P-300-1.27A: 0.18 g (typ.)TSSOP16-P-0044-0.65A: 0.06 g (typ.)VSSOP16-P-0030-0.50: 0.02 g (typ.)


Start of commercial production 1991-11

<u>TOSHIBA</u>

Pin Assignment




IEC Logic Symbol




Truth Table

	Inputs			puts	Function		
Ā	В	CLR	Q	Q	Function		
\neg	Н	Н			Output Enable		
х	L	Н	L	Н	Inhibit		
Н	Х	Н	L	Н	Inhibit		
L		Н	Л	Л	Output Enable		
L	Н				Output Enable		
Х	Х	L	L	Н	Reset		

X: Don't care



Block Diagram (Note 1) (Note 2)



Note 1: C_X, R_X, D_X are external capacitor, resistor, and diode, respectively.

Note 2: External clamping diode, D_X;

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied.

If the supply voltage is turned off, C_X is discharges mainly through the internal (parasitic) diode. If C_X is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ± 20 mA.

In the case of a large C_X , the limit of fall time of the supply voltage is determined as follows:


 $t_f \ge (V_{CC} - 0.7) \ C_X/20 \ mA$

(tf is the time between the supply voltage turn off and the supply voltage reaching 0.4 V_{CC}.)

In the even a system does not satisfy the above condition, an external clamping diode (D_X) is needed to protect the IC from rush current.


System Diagram

TC74VHC123A




Timing Chart

TC74VHC123A




System Diagram

TC74VHC221A



Timing Chart

TC74VHC221A



(4)

Functional Description

(1) Standby state

The external capacitor (C_X) is fully charged to V_{CC} in the stand-by state. That means, before triggering, the QP and Q_N transistors which are connected to the R_X/C_X node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in any of the following three cases. First, the condition where the \overline{A} input is low, and the B input has a rising signal; second, where the B input is high, and the \overline{A} input has a falling signal; and third, where the \overline{A} input is low and the B input is high, and the \overline{CLR} input has a rising signal.

After a trigger becomes effective, comparators C_1 and C_2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level at the R_X/C_X node drops. If the R_X/C_X voltage level falls to the internal reference voltage $V_{ref}L$, the output of C_1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C_1 stops but C_2 continues operating.

After Q_N turns off, the voltage at the R_X/C_X node starts rising at a rate determined by the time constant of external capacitor C_X and resistor R_X .

Upon triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of R_X/C_X changes from falling to rising. When R_X/C_X reaches the internal reference voltage $V_{ref}H$, the output of C_2 becomes low, the output Q goes low and C_2 stops its operation. That means, after triggering, when the voltage level of the R_X/C_X node reaches $V_{ref}H$, the IC returns to its MONOSTABLE state.

With large values of C_X and R_X , and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, t_w (OUT), is as follows:

 $t_w (OUT) = 1.0 \cdot C_X \cdot R_X$

(3) Retrigger operation (TC74VHC123A)

When a new trigger is applied to either input \overline{A} or B while in the MONOSTABLE state, it is effective only if the IC is charging C_X . The voltage level of the R_X/C_X node then falls to $V_{ref}L$ level again. Therefore the Q output stays high if the next trigger comes in before the time period set by C_X and R_X .

If the new trigger is very close to previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger, trr (min.), depends on VCC and CX. Reset operation

In normal operation, the $\overline{\text{CLR}}$ input is held high. If $\overline{\text{CLR}}$ is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also, QP turns on and CX is charged rapidly to V_{CC}.

This means if $\overline{\text{CLR}}$ is set low, the IC goes into a wait state.

Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5 to 7.0	V
DC input voltage	V _{IN}	-0.5 to 7.0	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	IIК	-20	mA
Output diode current	lok	±20	mA
DC output current	IOUT	±25	mA
DC V _{CC} /ground current	ICC	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Operating Ranges (Note 1)

Characteristics	racteristics Symbol Rating		Unit	
Supply voltage	V _{CC}	2.0 to 5.5	V	
Input voltage	V _{IN}	0 to 5.5	V	
Output voltage	V _{OUT}	0 to V _{CC}	V	
Operating temperature	T _{opr}	-40 to 85	°C	
Input rise and fall time	dt/dv	0 to 100 (V _{CC} = 3.3 \pm 0.3 V)	ns/V	
Input rise and fall time	avav	0 to 20 (V_{CC} = 5 \pm 0.5 V)	IIS/V	
External capacitor	C _X	No limitation (Note 2)	F	
	Dec	\geq 5 k (V _{CC} = 2.0 V) (Note 2)	0	
External resistor	R _X	$\geq 1 \ k \ (V_{CC} \geq 3.0 \ V) \qquad (Note \ 2)$	Ω	

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

Note 2: The maximum allowable values of C_X and R_X are a function of leakage of capacitor C_X, the leakage of TC74VHC123A/221A, and leakage due to board layout and surface resistance.

Susceptibility to externally induced noise signals may occur for $R_X>1\ M\Omega.$

Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = −40 to 85°C		Unit
				$V_{CC}(V)$	Min	Тур.	Max	Min	Max	
High-level input				2.0	1.50	_	_	1.50	_	v
voltage	VIH	_	-		V _{CC} × 0.7		_	V _{CC} × 0.7	_	
Low-level input				2.0			0.50	_	0.50	
voltage	VIL	_		3.0 to 5.5			$V_{CC} \times 0.3$	_	V _{CC} × 0.3	V
				2.0	1.9	2.0	—	1.9	—	
			$I_{OH} = -50 \ \mu A$	3.0	2.9	3.0	—	2.9	—	
High-level output voltage	V _{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$		4.5	4.4	4.5	—	4.4	_	V
-			I _{OH} = -4 mA	3.0	2.58	—	—	2.48	—	
			I _{OH} = -8 mA	4.5	3.94	-	—	3.80	—	
	V _{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$		2.0	—	0.0	0.1	—	0.1	
			$I_{OL} = 50 \ \mu A$	3.0	—	0.0	0.1	—	0.1	
Low-level output voltage				4.5	—	0.0	0.1	—	0.1	V
			$I_{OL} = 4 \text{ mA}$	3.0	—	—	0.36	—	0.44	
			I _{OL} = 8 mA	4.5	_	_	0.36	—	0.44	
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5			±0.1	_	±1.0	μΑ
R _X /C _X terminal off-state current	I _{IN}	$V_{IN} = V_{CC}$ or GND		5.5	Ι	-	±0.25	_	±2.5	μA
Quiescent supply current	ICC	$V_{IN} = V_{CC}$ or GND		5.5	_	_	4.0	_	40.0	μA
Active-state supply	Icc	$V_{IN} = V_{CC}$ or GND R _X /C _X = 0.5 V _{CC}		3.0	_	160	250	_	280	
current				4.5	—	380	500	—	650	μA
(Note)				5.5	—	560	750	—	975	

Note: Per circuit

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition	Ta = 25°C		Ta = −40 to 85°C	Unit		
			V _{CC} (V)	Тур.	Limit	Limit		
Minimum pulse width	t _{w (L)}		3.3 ± 0.3	_	5.0	5.0	ns	
Minimum pulse widun	t _{w (H)}	—	5.0 ± 0.5	—	5.0	5.0		
Minimum clear width	4		3.3 ± 0.3	—	5.0	5.0	ns	
(CLR)	t _{w (L)}	_	5.0 ± 0.5	—	5.0	5.0		
	t _{rr}	$R_X = 1 k\Omega$	3.3 ± 0.3	60	_	_		
Minimum retrigger time		C _X = 100 pF	5.0 ± 0.5	39	—	—	ns	
(Note)		$R_X = 1 \ k\Omega$	3.3 ± 0.3	1.5	_	_		
		$C_X = 0.01 \ \mu F$	5.0 ± 0.5	1.2	—	—	μS	

Note: For TC74VHC123A only

AC Characteristics (input: $t_r = t_f = 3 ns$)


Characteristics	Symbol	Test Condition		-	Ta = 25°()	Ta = −40 to 85°C		Unit	
	-,		V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	
			3.3 ± 0.3	15	_	13.4	20.6	1.0	24.0	
Propagation delay time	t _{pLH}		5.5 ± 0.5	50	_	15.9	24.1	1.0	27.5	ns
(Ā , B-Q, Q)	t _{pHL}	_	5.0 ± 0.5	15	_	8.1	12.0	1.0	14.0	115
			5.0 ± 0.5	50		9.6	14.0	1.0	16.0	
			3.3 ± 0.3	15		14.5	22.4	1.0	26.0	
Propagation delay time	t _{pLH}	_	5.5 ± 0.5	50	١	17.0	25.9	1.0	29.5	ns
$(\overline{\text{CLR}} \text{ trigger-Q}, \overline{\text{Q}})$	t _{pHL}	_	5.0 ± 0.5	15		8.7	12.9	1.0	15.0	115
,			5.0 ± 0.5	50	_	10.2	14.9	1.0	17.0	
	^t pLH ^t pHL	_	3.3 ± 0.3	15	_	10.3	15.8	1.0	18.5	- ns
Propagation delay time				50	_	12.8	19.3	1.0	22.0	
$(\overline{\text{CLR}} - Q, \overline{Q})$			5.0 ± 0.5	15		6.3	9.4	1.0	11.0	
				50	١	7.8	11.4	1.0	13.0	
	^t wOUT	C _X = 28 pF	3.3 ± 0.3	50	١	160	240		300	ns
		$R_X = 2 k\Omega$	5.0 ± 0.5	50	١	133	200		240	115
Output pulse width		$C_X = 0.01 \ \mu F$	3.3 ± 0.3	50	90	100	110	90	110	μS
Output puise width		$R_X = 10 \ k\Omega$	5.0 ± 0.5	50	90	100	110	90	110	μο
		$C_X = 0.1 \ \mu F$	3.3 ± 0.3	50	0.9	1.0	1.1	0.9	1.1	ms
		$R_X = 10 \ k\Omega$	2 5.0 ± 0.5	50	0.9	1.0	1.1	0.9	1.1	
Output pulse width error between circuits	∆t _{wOUT}		_			±1			_	%
(in same package)			_							
Input capacitance	C _{IN}		_		—	4	10	_	10	pF
Power dissipation capacitance	C _{PD}			(Note)	_	73	_	—	—	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC'} \cdot Duty/100 + I_{CC}/2$ (per circuit) ($I_{CC'}$: active supply current)


(Duty: %)




 $\begin{array}{l} \text{Output Pulse Width Constant K} - \text{Supply Voltage (typ.)} \\ (\text{external resistor } (R_X) = 10 \text{ k}\Omega\text{: } t_{WOUT} = K \cdot C_X \cdot R_X) \end{array}$



Input Equivalent Circuit








Package Dimensions

SOP16-P-300-1.27A

Unit: mm





Weight: 0.18 g (typ.)

Package Dimensions

TSSOP16-P-0044-0.65A

Unit: mm







Weight: 0.06 g (typ.)

Package Dimensions

VSSOP16-P-0030-0.50

Unit: mm





Weight: 0.02 g (typ.)

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
 limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
 technology products (mass destruction weapons). Product and related software and technology may be controlled under the
 applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
 U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
 except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.