

#### February 2012



# FDB047N10 N-Channel PowerTrench<sup>®</sup> MOSFET **100V**, **164A**, **4.7m**Ω

## Description

- $R_{DS(on)} = 3.9m\Omega$  (Typ.) @  $V_{GS} = 10V$ ,  $I_D = 75A$
- · Fast switching speed
- · Low gate charge
- High performance trench technology for extremely low R<sub>DS(on)</sub>
- · High power and current handing capability
- · RoHS compliant




## **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advance PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

## Application

· DC to DC converters / Synchronous Rectification





### MOSFET Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted\*

Symbol		Parameter		Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	100	V		
V <sub>GSS</sub>	Gate to Source Voltage		±20	V	
	Drain Current - C	con Limited)	164*	А	
I <sub>D</sub>		con Limited)	116*	А	
	- C	ckage Limited)	120	А	
I <sub>DM</sub>	Drain Current	- Pulsed	(Note 1)	656*	А
E <sub>AS</sub>	Single Pulsed Avalanche Energy		(Note 2)	1153	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)			6.0	V/ns
P <sub>D</sub>	Deven Dissingtion	(T <sub>C</sub> = 25°C)		375	W
	Power Dissipation	- Derate above 25°C		2.5	W/ºC
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range			-55 to +175	°C
TL	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds			300	°C

maximum allowable junction temperature. Package limitation current is 120A.

## **Thermal Characteristics**

Symbol	Parameter	Ratings	Units
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	0.4	
Р	Thermal Resistance, Junction to Ambient (minimum pad of 2 oz copper)	62.5	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (1 in <sup>2</sup> pad of 2 oz copper)	40	

Device Ma	Device Marking Device		Packa	Package Reel Size Tap		Таре	e Width		Quantit	у
		D2-PA				24mm		800		
Electrica	l Chai	racteristics $T_c$ =	25°C unless	s otherwis	e noted					
Symbol		Parameter			Test Condition	s	Min.	Тур.	Max.	Units
Off Charac	cteristic	s						<u> </u>	-	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage			lp = 25	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V, T <sub>J</sub> = 25 <sup>o</sup> C			-	-	V
$\Delta BV_{DSS}$ $\Delta T_{J}$	Breakd	eakdown Voltage Temperature efficient		$I_D = 250 \mu A$ , Referenced to $25^{\circ}C$			-	0.1	-	V/ºC
	7			V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V		-	-	1		
DSS	Zero Gate Voltage Drain Current		ent	$V_{DS} = 100V, V_{GS} = 0V, T_C = 150^{\circ}C$			-	-	500	μA
I <sub>GSS</sub>	Gate to	Gate to Body Leakage Current		V <sub>GS</sub> = -	20V, V <sub>DS</sub> = 0V		-	-	±100	nA
On Charac	teristic	S								
V <sub>GS(th)</sub>		Threshold Voltage		$V_{GS} = V$	/ <sub>DS</sub> , I <sub>D</sub> = 250μA		2.5	3.5	4.5	V
R <sub>DS(on)</sub>		Drain to Source On Resistance			10V, I <sub>D</sub> = 75A		-	3.9	4.7	mΩ
	<b>F</b>	vard Transconductance		00	$V_{\rm GS} = 10V, I_{\rm D} = 75A$ (Note 4)			170		S
Dynamic C <sub>Ciss</sub>	Charact	eristics apacitance			25V, V <sub>GS</sub> = 0V	(Note 4)	-	11500	- 15265 1500	pF
Dynamic C C <sub>iss</sub> C <sub>oss</sub>	Charact Input C Output	eristics	9		25V, V <sub>GS</sub> = 0V	(NOLE 4)	-	I	15265 1500 680	- 
Dynamic C C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Charact Input C Output Revers	eristics capacitance Capacitance e Transfer Capacitance	e		25V, V <sub>GS</sub> = 0V			11500 1120	1500	pF pF
Dynamic C C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switching	Charact Input C Output Revers Charac	eristics capacitance Capacitance e Transfer Capacitance	2	V <sub>DS</sub> = 2 f = 1MH	25V, V <sub>GS</sub> = 0V Iz	(10012 4)		11500 1120	1500	pF pF
Dynamic C C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switching	Charact Input C Output Revers Charac	eristics apacitance Capacitance e Transfer Capacitance cteristics		V <sub>DS</sub> = 2 f = 1MH	25V, V <sub>GS</sub> = 0V Hz 50V, I <sub>D</sub> = 75A	(10012 4)	-	11500 1120 455	1500 680	pF pF pF
Dynamic C $C_{iss}$ $C_{oss}$ $C_{rss}$ Switching $t_{d(on)}$ $t_r$	Charact Input C Output Revers Charac Turn-O Turn-O	eristics apacitance Capacitance e Transfer Capacitance cteristics n Delay Time	e	V <sub>DS</sub> = 2 f = 1MH	25V, V <sub>GS</sub> = 0V Iz		-	11500 1120 455 174	1500 680 358	pF pF pF ns
Dynamic C           C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Switching           t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>r</sub>	Charact Input C Output Revers Charact Turn-O Turn-O Turn-O	eristics capacitance Capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time	e 	V <sub>DS</sub> = 2 f = 1MH	25V, V <sub>GS</sub> = 0V Hz 50V, I <sub>D</sub> = 75A	(Note 4, 5)	-	11500 1120 455 174 386	1500 680 358 782	pF pF pF ns ns
$\begin{array}{c} \textbf{Dynamic C} \\ \hline \textbf{C}_{iss} \\ \hline \textbf{C}_{oss} \\ \hline \textbf{C}_{rss} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \hline \textbf{t}_{r} \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_{f} \\ \hline \textbf{Q}_{g(tot)} \\ \hline \end{array}$	Charact Input C Output Revers Charac Turn-O Turn-O Turn-O Turn-O Total G	eristics apacitance Capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time ff Delay Time ff Fall Time ate Charge at 10V	e 	$V_{DS} = 2$ $f = 1MH$ $V_{DD} = 3$ $V_{GS} = 3$	25V, V <sub>GS</sub> = 0V Hz 50V, I <sub>D</sub> = 75A 10V, R <sub>GEN</sub> = 25Ω		-	11500 1120 455 174 386 344 244 160	1500 680 358 782 698	pF pF pF ns ns
$\begin{array}{c} C_{oss} \\ C_{rss} \end{array} \\ \hline \begin{array}{c} \textbf{Switching} \\ \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ t_r \\ t_r \\ \hline \textbf{t}_{d(off)} \\ t_f \\ \hline \textbf{Q}_{g(tot)} \\ \hline \textbf{Q}_{gs} \end{array} \\ \hline \end{array}$	Charact Input C Output Revers Charac Turn-O Turn-O Turn-O Turn-O Total G Gate to	eristics capacitance capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time ff Delay Time ff Fall Time cate Charge at 10V source Gate Charge	e 	$V_{DS} = 2$ $f = 1MH$ $V_{DD} = 3$ $V_{GS} = 3$	25V, V <sub>GS</sub> = 0V Iz 50V, I <sub>D</sub> = 75A 10V, R <sub>GEN</sub> = 25Ω 30V, I <sub>D</sub> = 75A		-	11500 1120 455 174 386 344 244 160 56	1500 680 358 782 698 499	pF pF pF ns ns ns nC nC
$\begin{array}{c} \textbf{Dynamic C} \\ \textbf{C}_{iss} \\ \textbf{C}_{oss} \\ \textbf{C}_{rss} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_{f} \\ \hline \textbf{Q}_{g(tot)} \\ \hline \end{array}$	Charact Input C Output Revers Charac Turn-O Turn-O Turn-O Turn-O Total G Gate to	eristics apacitance Capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time ff Delay Time ff Fall Time ate Charge at 10V	e	$V_{DS} = 2$ $f = 1MH$ $V_{DD} = 3$ $V_{GS} = 3$ $V_{DS} = 3$	25V, V <sub>GS</sub> = 0V Iz 50V, I <sub>D</sub> = 75A 10V, R <sub>GEN</sub> = 25Ω 30V, I <sub>D</sub> = 75A		-	11500 1120 455 174 386 344 244 160	1500 680 358 782 698 499	pF pF pF ns ns ns ns
$\begin{array}{c} \textbf{Dynamic C} \\ \textbf{C}_{iss} \\ \textbf{C}_{oss} \\ \textbf{C}_{rss} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_{f} \\ \hline \textbf{Q}_{g(tot)} \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \end{array}$	Charact Input C Output Revers Charace Turn-O Turn-O Turn-O Total G Gate to Gate to	eristics capacitance capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time ff Delay Time ff Fall Time cate Charge at 10V source Gate Charge		$V_{DS} = 2$ $f = 1MH$ $V_{DD} = 3$ $V_{GS} = 3$ $V_{DS} = 3$	25V, V <sub>GS</sub> = 0V Iz 50V, I <sub>D</sub> = 75A 10V, R <sub>GEN</sub> = 25Ω 30V, I <sub>D</sub> = 75A	(Note 4, 5)	-	11500 1120 455 174 386 344 244 160 56	1500 680 358 782 698 499	pF pF pF ns ns ns nC nC
Dynamic C $C_{iss}$ $C_{oss}$ $C_{rss}$ Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_{g(tot)}$ $Q_{gs}$ $Q_{gd}$ Drain-Soul	Charact Input C Output Revers Charace Turn-O Turn-O Turn-O Turn-O Total G Gate to Gate to Cate to	eristics apacitance Capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time ff Delay Time ff Fall Time ff Fall Time ate Charge at 10V o Source Gate Charge Drain "Miller" Charge	:5	$V_{DS} = 2$ $f = 1MH$ $V_{DD} = 3$ $V_{GS} = 3$ $V_{GS} = 3$	$25V, V_{GS} = 0V$ Hz $50V, I_D = 75A$ $10V, R_{GEN} = 25\Omega$ $30V, I_D = 75A$ 10V	(Note 4, 5)	-	11500 1120 455 174 386 344 244 160 56	1500 680 358 782 698 499	pF pF pF ns ns ns nC nC
Dynamic C $C_{iss}$ $C_{oss}$ $C_{rss}$ Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_{g(tot)}$ $Q_{gs}$ $Q_{gd}$ Drain-Sour	Charact Input C Output Revers Charact Turn-O Turn-O Turn-O Turn-O Total G Gate to Gate to Gate to Maximu	eristics capacitance Capacitance e Transfer Capacitance e Transfer Capacitance cteristics n Delay Time ff Delay Time ff Delay Time ff Fall Time ff Fall Time fate Charge at 10V o Source Gate Charge Drain "Miller" Charge	Source Dioc	$V_{DS} = 3$ $f = 1MH$ $V_{DD} = 3$ $V_{GS} = 3$ $V_{GS} = 3$ $V_{GS} = 3$ $V_{GS} = 3$ $de Forward$	$25V, V_{GS} = 0V$ 1z $50V, I_D = 75A$ $10V, R_{GEN} = 25\Omega$ $30V, I_D = 75A$ 10V 10V	(Note 4, 5)		11500 1120 455 174 386 344 244 160 56 36	1500 680 358 782 698 499 210 - -	pF pF pF ns ns ns nC nC
$\begin{array}{c} \textbf{Dynamic C} \\ \textbf{C}_{iss} \\ \textbf{C}_{oss} \\ \textbf{C}_{rss} \\ \hline \textbf{Switching} \\ \hline \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_{f} \\ \hline \textbf{Q}_{g(tot)} \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \end{array}$	Charact Input C Output Revers Charace Turn-O Turn-O Turn-O Total G Gate to Gate to Gate to Cate to Maximu	eristics capacitance Capacitance e Transfer Capacitance cteristics n Delay Time ff Delay Time ff Delay Time ff Fall Time cate Charge at 10V Source Gate Charge Drain "Miller" Charge de Characteristic um Continuous Drain to	Source Dioc	$V_{DS} = 3$ $f = 1MH$ $V_{DD} = 4$ $V_{GS} = 4$	$25V, V_{GS} = 0V$ 1z $50V, I_D = 75A$ $10V, R_{GEN} = 25\Omega$ $30V, I_D = 75A$ 10V 10V	(Note 4, 5)		11500 1120 455 174 386 344 244 160 56 36 -	1500 680 358 782 698 499 210 - - -	pF pF pF ns ns ns nC nC A
Dynamic C $C_{iss}$ $C_{oss}$ $C_{rss}$ Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_{g(tot)}$ $Q_{gs}$ $Q_{gd}$ Drain-Sour $l_s$ $l_{SM}$	Charact Input C Output Revers Charace Turn-O Turn-O Turn-O Total G Gate to Gate to Gate to Gate to Maximu Maximu	eristics apacitance Capacitance e Transfer Capacitance cteristics n Delay Time n Rise Time ff Delay Time ff Fall Time ate Charge at 10V o Source Gate Charge Drain "Miller" Charge de Characteristic um Continuous Drain to am Pulsed Drain to Sou	Source Dioc	$V_{DS} = 3$ $f = 1MH$ $V_{DD} = 9$ $V_{GS} = 3$	25V, $V_{GS} = 0V$ 1z 50V, $I_D = 75A$ 10V, $R_{GEN} = 25\Omega$ 80V, $I_D = 75A$ 10V d Current rrent	(Note 4, 5)		11500 1120 455 174 386 344 244 160 56 36 - -	1500 680 358 782 698 499 210 - - - 164* 656	pF pF pF ns ns ns nC nC nC A A


V<sub>DSS</sub>, SD 4. Pulse Test: Pulse width  $\leq 300 \mu s,$  Duty Cycle  $\leq 2\%$ 

5. Essentially Independent of Operating Temperature Typical Characteristics

FDB047N10 N-Channel PowerTrench<sup>®</sup> MOSFET


8


1.4




180


150





Peak Diode Recovery dv/dt Test Circuit & Waveforms







SEMICONDUCTOR

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ Auto-SPM™ AX-CAP™\* BitSiC® Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK<sup>®</sup> EfficentMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT<sup>®</sup> FAST<sup>®</sup> FastvCore™ FETBench™

FlashWriter<sup>®</sup>\* FPS™ F-PFS™ FRFET® Global Power Resource<sup>SM</sup> Green FPS™ Green FPS™ e-Series™ G*max*™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck<sup>™</sup> MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptiHiT™ **OPTOLOGIC® OPTOPLANAR<sup>®</sup>** 

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™ Programmable Active Droop™ QFET QS™ Quiet Series™ RapidConfigure™ тм Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 . SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ SYSTEM ®\*

The Power Franchise<sup>®</sup> The Right Technology for Your Success™ wer p

franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®\* uSerDes™ 

UHC® Ultra FRFET™ UniFFT™ VCX™ VisualMax™ XS™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

GENERAL

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are 1. intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Term

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.