

Blackfin Embedded Processor

ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527

FEATURES

Up to 600 MHz high performance Blackfin processor
Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
40-bit shifter

RISC-like register and instruction model for ease of programming and compiler-friendly support

Advanced debug, trace, and performance monitoring

Accepts a wide range of supply voltages for internal and I/O operations. See Specifications on Page 27

Programmable on-chip voltage regulator (ADSP-BF523/ ADSP-BF525/ADSP-BF527 processors only)

289-ball (12 mm x 12 mm) and 208-ball (17 mm x 17 mm) CSP_BGA packages

MEMORY

132K bytes of on-chip memory (See Table 1 on Page 3 for L1 and L3 memory size details)

External memory controller with glueless support for SDRAM and asynchronous 8-bit and 16-bit memories

Flexible booting options from external flash, SPI, and TWI memory or from host devices including SPI, TWI, and UART

Code security with Lockbox Secure Technology one-time-programmable (OTP) memory

Memory management unit providing memory protection

PERIPHERALS

USB 2.0 high speed on-the-go (OTG) with Integrated PHY IEEE 802.3-compliant 10/100 Ethernet MAC

Parallel peripheral interface (PPI), supporting ITU-R 656 video data formats

Host DMA port (HOSTDP)

2 dual-channel, full-duplex synchronous serial ports (SPORTs), supporting eight stereo I²S channels

12 peripheral DMAs, 2 mastered by the Ethernet MAC

2 memory-to-memory DMAs with external request lines

Event handler with 54 interrupt inputs

Serial peripheral interface (SPI) compatible port

2 UARTs with IrDA support

2-wire interface (TWI) controller

Eight 32-bit timers/counters with PWM support

32-bit up/down counter with rotary support

Real-time clock (RTC) and watchdog timer

32-bit core timer

48 general-purpose I/Os (GPIOs), with programmable hysteresis

NAND flash controller (NFC)

Debug/JTAG interface

On-chip PLL capable of frequency multiplication




Figure 1. Processor Block Diagram

Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

General Description	Booting Modes	18
Portable Low Power Architecture	Instruction Set Description	2
System Integration	Development Tools	2
Processor Peripherals	Designing an Emulator-Compatible Processor Board (Target)	2
Memory Architecture	Related Documents	2
DMA Controllers	Lockbox Secure Technology Disclaimer	22
Host DMA Port	Signal Descriptions	22
Real-Time Clock	Specifications	27
Watchdog Timer	Preliminary Operating Conditions for ADSP-BF522/ADSP-BF524/ADSP-BF526	27
Timers	Operating Conditions for ADSP-BF523/ADSP-BF525/ADSP-BF527	29
Serial Ports	Electrical Characteristics	3
Serial Peripheral Interface (SPI) Port	Absolute Maximum Ratings	30
UART Ports	ESD Sensitivity	37
TWI Controller Interface	Package Information	37
10/100 Ethernet MAC	Timing Specifications	38
Ports	Output Drive Currents	64
Parallel Peripheral Interface (PPI)	Test Conditions	67
USB On-The-Go Dual-Role Device Controller 14	Environmental Conditions	7
Code Security with Lockbox Secure Technology 14	289-Ball CSP_BGA Ball assignment	72
Dynamic Power Management	208-Ball CSP_BGA Ball assignment	75
ADSP-BF523/ADSP-BF525/ADSP-BF527	Outline Dimensions	
Voltage Regulation	Surface-Mount Design	79
ADSP-BF522/ADSP-BF524/ADSP-BF526 Voltage Regulation	Automotive Products	79
Clock Signals	Ordering Guide	80

REVISION HISTORY

11/09-Rev. 0 to Rev. A

Updated footnotes to Table 12	3
$\label{eq:power_property} \begin{array}{lll} \mbox{Updated minimum } f_{VCO} \mbox{ value (for ADSP-BF522/ADSP-BF52} \\ \mbox{ADSP-BF526 processors) in Table 13} & \dots & 28 \end{array}$	
$\label{eq:power_property} \begin{array}{lll} \mbox{Updated minimum } f_{VCO} \mbox{ value (for ADSP-BF523/ADSP-BF52} \\ \mbox{ADSP-BF527 processors) in Table 16} & \dots & \dots & \dots & \dots \\ \end{array}$	
Eliminated load capacitance from Absolute Maximum Rating (This specification is not a maximum rating and is described fully in Capacitive Loading on Page 68.)	,
$\label{eq:ckin} Added \ new\ maximum\ f_{CKIN}\ values\ for\ commercial/industrial \\ and\ automotive\ models\ to\ Table\ 30\38$	3
Updated specifications (reference PCN 09_0173) in the Clock and Reset Timing section to accurately describe processor col startup/reset timing	ld-

To view product/process change notifications (PCNs) related to this data sheet revision, please visit the processor's product page on the www.analog.com website and use the **View PCN** link.

GENERAL DESCRIPTION

The ADSP-BF52x processors are members of the Blackfin family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin® processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture.

The ADSP-BF52x processors are completely code compatible with other Blackfin processors. The ADSP-BF523/ ADSP-BF525/ADSP-BF527 processors offer performance up to 600 MHz. The ADSP-BF522/ADSP-BF524/ADSP-BF526[†] processors offer performance up to 400 MHz and reduced static power consumption. Differences with respect to peripheral combinations are shown in Table 1.

Table 1. Processor Comparison

	ADSP-BF522	ADSP-BF524	ADSP-BF526	ADSP-BF523	ADSP-BF525	ADSP-BF527
Feature	ADS	ADS	ADS	ADS	ADS	ADS
Host DMA	1	1	1	1	1	1
USB	-	1	1	_	1	1
Ethernet MAC	_	-	1	_	-	1
Internal Voltage Regulator	-	-	-	1	1	1
TWI	1	1	1	1	1	1
SPORTs	2	2	2	2	2	2
UARTs	2	2	2	2	2	2
SPI	1	1	1	1	1	1
GP Timers	8	8	8	8	8	8
Watchdog Timers	1	1	1	1	1	1
RTC	1	1	1	1	1	1
Parallel Peripheral Interface	1	1	1	1	1	1
GPIOs	48	48	48	48	48	48
ြ L1 Instruction SRAM	48K	48K	48K	48K	48K	48K
L1 Instruction SRAM/Cache L1 Data SRAM L1 Data SRAM/Cache L1 Scratchpad	16K	16K	16K	16K	16K	16K
⊖ L1 Data SRAM	32K	32K	32K	32K	32K	32K
်င္ L1 Data SRAM/Cache	32K	32K	32K	32K	32K	32K
ਓ L1 Scratchpad	4K	4K	4K	4K	4K	4K
L3 Boot ROM	32K	32K	32K	32K	32K	32K
Maximum Instruction Rate ¹	400 MHz 600 MHz		Ηz			
$MaximumSystemClockSpeed^2$	1 ² 80 MHz 133 MHz		Ηz			
Package Options		289	-Ball (CSP_	BGA	
		208	-Ball (CSP_	BGA	

¹ Maximum instruction rate is not available with every possible SCLK selection

By integrating a rich set of industry-leading system peripherals and memory, Blackfin processors are the platform of choice for next-generation applications that require RISC-like programmability, multimedia support, and leading-edge signal processing in one integrated package.

PORTABLE LOW POWER ARCHITECTURE

Blackfin processors provide world-class power management and performance. They are produced with a low power and low voltage design methodology and feature on-chip dynamic power management, which is the ability to vary both the voltage and frequency of operation to significantly lower overall power consumption. This capability can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This allows longer battery life for portable appliances.

SYSTEM INTEGRATION

The ADSP-BF52x processors are highly integrated system-on-achip solutions for the next generation of embedded network connected applications. By combining industry-standard interfaces with a high performance signal processing core, cost-effective applications can be developed quickly, without the need for costly external components. The system peripherals include an IEEE-compliant 802.3 10/100 Ethernet MAC, a USB 2.0 high speed OTG controller, a TWI controller, a NAND flash controller, two UART ports, an SPI port, two serial ports (SPORTs), eight general purpose 32-bit timers with PWM capability, a core timer, a real-time clock, a watchdog timer, a Host DMA (HOSTDP) interface, and a parallel peripheral interface (PPI).

PROCESSOR PERIPHERALS

The ADSP-BF52x processors contain a rich set of peripherals connected to the core via several high bandwidth buses, providing flexibility in system configuration as well as excellent overall system performance (see the block diagram on Page 1).

These Blackfin processors contain dedicated network communication modules and high speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

All of the peripherals, except for the general-purpose I/O, TWI, real-time clock, and timers, are supported by a flexible DMA structure. There are also separate memory DMA channels dedicated to data transfers between the processor's various memory spaces, including external SDRAM and asynchronous memory. Multiple on-chip buses running at up to 133 MHz provide enough bandwidth to keep the processor core running along with activity on all of the on-chip and external peripherals.

The ADSP-BF523/ADSP-BF525/ADSP-BF527 processors include an on-chip voltage regulator in support of the processor's dynamic power management capability. The voltage

² All specifications and references to ADSP-BF522/ADSP-BF524/ ADSP-BF526 Blackfin processors are perliminary and subect to change.

[†] The ADSP-BF522/ADSP-BF524/ADSP-BF526 processors are pre-production. Preliminary technical data only is available for these processors and is subject to change without notice. See Ordering Guide on Page 80 for availability.

regulator provides a range of core voltage levels when supplied from $V_{\rm DDEXT}$. The voltage regulator can be bypassed at the user's discretion.

BLACKFIN PROCESSOR CORE

As shown in Figure 2, the Blackfin processor core contains two 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four video ALUs, and a 40-bit shifter. The computation units process 8-, 16-, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

Each MAC can perform a 16-bit by 16-bit multiply in each cycle, accumulating the results into the 40-bit accumulators. Signed and unsigned formats, rounding, and saturation are supported.




Figure 2. Blackfin Processor Core

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, modulo 2^{32} multiply, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions include byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. Also provided are the compare/select and vector search instructions.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). If the second ALU is used, quad 16-bit operations are possible.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with static branch prediction), and subroutine calls. Hardware is provided to support zero-overhead looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing instructions with data dependencies.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify,

length, and base registers (for circular buffering), and eight additional 32-bit pointer registers (for C-style indexed stack manipulation).

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. The two data memories hold data, and a dedicated scratchpad data memory stores stack and local variable information.

In addition, multiple L1 memory blocks are provided, offering a configurable mix of SRAM and cache. The memory management unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C/C++ compiler, resulting in fast and efficient software implementations.

MEMORY ARCHITECTURE

The Blackfin processor views memory as a single unified 4G byte address space, using 32-bit addresses. All resources, including internal memory, external memory, and I/O control registers, occupy separate sections of this common address space. The memory portions of this address space are arranged in a hierarchical structure to provide a good cost/performance balance of some very fast, low-latency on-chip memory as cache or SRAM, and larger, lower-cost and performance off-chip memory systems. See Figure 3.

The on-chip L1 memory system is the highest-performance memory available to the Blackfin processor. The off-chip memory system, accessed through the external bus interface

unit (EBIU), provides expansion with SDRAM, flash memory, and SRAM, optionally accessing up to 132M bytes of physical memory.




Figure 3. Internal/External Memory Map

The memory DMA controller provides high-bandwidth datamovement capability. It can perform block transfers of code or data between the internal memory and the external memory spaces.

Internal (On-Chip) Memory

The processor has three blocks of on-chip memory providing high-bandwidth access to the core.

The first block is the L1 instruction memory, consisting of 64K bytes SRAM, of which 16K bytes can be configured as a four-way set-associative cache. This memory is accessed at full processor speed.

The second on-chip memory block is the L1 data memory, consisting of up to two banks of up to 32K bytes each. Each memory bank is configurable, offering both cache and SRAM functionality. This memory block is accessed at full processor speed.

The third memory block is a 4K byte scratchpad SRAM which runs at the same speed as the L1 memories, but is only accessible as data SRAM and cannot be configured as cache memory.

External (Off-Chip) Memory

External memory is accessed via the EBIU. This 16-bit interface provides a glueless connection to a bank of synchronous DRAM (SDRAM), as well as up to four banks of asynchronous memory devices including flash, EPROM, ROM, SRAM, and memory mapped I/O devices.

The SDRAM controller can be programmed to interface to up to 128M bytes of SDRAM. A separate row can be open for each SDRAM internal bank and the SDRAM controller supports up to 4 internal SDRAM banks, improving overall performance.

The asynchronous memory controller can be programmed to control up to four banks of devices with very flexible timing parameters for a wide variety of devices. Each bank occupies a 1M byte segment regardless of the size of the devices used, so that these banks are only contiguous if each is fully populated with 1M byte of memory.

NAND Flash Controller (NFC)

The ADSP-BF52x processors provide a NAND flash controller (NFC). NAND flash devices provide high-density, low-cost memory. However, NAND flash devices also have long random access times, invalid blocks, and lower reliability over device lifetimes. Because of this, NAND flash is often used for read-only code storage. In this case, all DSP code can be stored in NAND flash and then transferred to a faster memory (such as SDRAM or SRAM) before execution. Another common use of NAND flash is for storage of multimedia files or other large data segments. In this case, a software file system may be used to manage reading and writing of the NAND flash device. The file system selects memory segments for storage with the goal of avoiding bad blocks and equally distributing memory accesses across all address locations. Hardware features of the NFC include:

- Support for page program, page read, and block erase of NAND flash devices, with accesses aligned to page boundaries.
- Error checking and correction (ECC) hardware that facilitates error detection and correction.
- A single 8-bit external bus interface for commands, addresses, and data.
- Support for SLC (single level cell) NAND flash devices unlimited in size, with page sizes of 256 and 512 bytes. Larger page sizes can be supported in software.
- Capability of releasing external bus interface pins during long accesses.
- Support for internal bus requests of 16 bits.
- DMA engine to transfer data between internal memory and NAND flash device.

One-Time Programmable Memory

The processor has 64K bits of one-time programmable non-volatile memory that can be programmed by the developer only one time. It includes the array and logic to support read access and programming. Additionally, its pages can be write protected.

OTP enables developers to store both public and private data on-chip. In addition to storing public and private key data for applications requiring security, it also allows developers to store completely user-definable data such as customer ID, product ID, MAC address, etc. Hence, generic parts can be shipped, which are then programmed and protected by the developer within this non-volatile memory.

I/O Memory Space

The processor does not define a separate I/O space. All resources are mapped through the flat 32-bit address space. On-chip I/O devices have their control registers mapped into memory-mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core functions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.

Booting

The processor contains a small on-chip boot kernel, which configures the appropriate peripheral for booting. If the processor is configured to boot from boot ROM memory space, the processor starts executing from the on-chip boot ROM. For more information, see Booting Modes on Page 18.

Event Handling

The event controller on the processor handles all asynchronous and synchronous events to the processor. The processor provides event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing of a higher-priority event takes precedence over servicing of a lower-priority event. The controller provides support for five different types of events:

- Emulation An emulation event causes the processor to enter emulation mode, allowing command and control of the processor via the JTAG interface.
- RESET This event resets the processor.
- Nonmaskable Interrupt (NMI) The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.
- Exceptions Events that occur synchronously to program flow (in other words, the exception is taken before the instruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause exceptions.
- Interrupts Events that occur asynchronously to program flow. They are caused by input signals, timers, and other peripherals, as well as by an explicit software instruction.

Each event type has an associated register to hold the return address and an associated return-from-event instruction. When an event is triggered, the state of the processor is saved on the supervisor stack.

The processor event controller consists of two stages, the core event controller (CEC) and the system interrupt controller (SIC). The core event controller works with the system interrupt controller to prioritize and control all system events. Conceptually, interrupts from the peripherals enter into the SIC and are then routed directly into the general-purpose interrupts of the CEC.

Core Event Controller (CEC)

The CEC supports nine general-purpose interrupts (IVG15–7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest-priority interrupts (IVG15–14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt

inputs to support the peripherals of the processor. Table 2 describes the inputs to the CEC, identifies their names in the event vector table (EVT), and lists their priorities.

Table 2. Core Event Controller (CEC)

Priority		
(0 is Highest)	Event Class	EVT Entry
0	Emulation/Test Control	EMU
1	RESET	RST
2	Nonmaskable Interrupt	NMI
3	Exception	EVX
4	Reserved	_
5	Hardware Error	IVHW
6	Core Timer	IVTMR
7	General-Purpose Interrupt 7	IVG7
8	General-Purpose Interrupt 8	IVG8
9	General-Purpose Interrupt 9	IVG9
10	General-Purpose Interrupt 10	IVG10
11	General-Purpose Interrupt 11	IVG11
12	General-Purpose Interrupt 12	IVG12
13	General-Purpose Interrupt 13	IVG13
14	General-Purpose Interrupt 14	IVG14
15	General-Purpose Interrupt 15	IVG15

System Interrupt Controller (SIC)

The system interrupt controller provides the mapping and routing of events from the many peripheral interrupt sources to the prioritized general-purpose interrupt inputs of the CEC. Although the processor provides a default mapping, the user can alter the mappings and priorities of interrupt events by writing the appropriate values into the interrupt assignment registers (SIC_IARx). Table 3 describes the inputs into the SIC and the default mappings into the CEC.

Table 3. System Interrupt Controller (SIC)

	General Purpose		Default		
Peripheral Interrupt Event	Interrupt (at RESET)	Peripheral Interrupt ID	Core Interrupt ID	SIC Re	gisters
PLL Wakeup Interrupt	IVG7	0	0	IAR0	IMASKO, ISRO, IWRO
DMA Error 0 (generic)	IVG7	1	0	IAR0	IMASKO, ISRO, IWRO
DMAR0 Block Interrupt	IVG7	2	0	IAR0	IMASKO, ISRO, IWRO
DMAR1 Block Interrupt	IVG7	3	0	IAR0	IMASKO, ISRO, IWRO
DMAR0 Overflow Error	IVG7	4	0	IAR0	IMASKO, ISRO, IWRO
DMAR1 Overflow Error	IVG7	5	0	IAR0	IMASKO, ISRO, IWRO
PPI Error	IVG7	6	0	IAR0	IMASKO, ISRO, IWRO
MAC Status	IVG7	7	0	IAR0	IMASKO, ISRO, IWRO
SPORT0 Status	IVG7	8	0	IAR1	IMASKO, ISRO, IWRO
SPORT1 Status	IVG7	9	0	IAR1	IMASKO, ISRO, IWRO
Reserved	IVG7	10	0	IAR1	IMASKO, ISRO, IWRO
Reserved	IVG7	11	0	IAR1	IMASKO, ISRO, IWRO
UARTO Status	IVG7	12	0	IAR1	IMASKO, ISRO, IWRO
UART1 Status	IVG7	13	0	IAR1	IMASKO, ISRO, IWRO

Table 3. System Interrupt Controller (SIC) (Continued)

	General Purpose		Default		
Peripheral Interrupt Event		Peripheral Interrupt ID		SIC Reg	gisters
RTC	IVG8	14	1	IAR1	IMASKO, ISRO, IWRO
DMA Channel 0 (PPI/NFC)	IVG8	15	1	IAR1	IMASKO, ISRO, IWRO
DMA Channel 3 (SPORT0 RX)	IVG9	16	2	IAR2	IMASKO, ISRO, IWRO
DMA Channel 4 (SPORT0 TX)	IVG9	17	2	IAR2	IMASKO, ISRO, IWRO
DMA Channel 5 (SPORT1 RX)	IVG9	18	2	IAR2	IMASKO, ISRO, IWRO
DMA Channel 6 (SPORT1 TX)	IVG9	19	2	IAR2	IMASKO, ISRO, IWRO
TWI	IVG10	20	3	IAR2	IMASKO, ISRO, IWRO
DMA Channel 7 (SPI)	IVG10	21	3	IAR2	IMASKO, ISRO, IWRO
DMA Channel 8 (UARTO RX)	IVG10	22	3	IAR2	IMASKO, ISRO, IWRO
DMA Channel 9 (UARTO TX)	IVG10	23	3	IAR2	IMASKO, ISRO, IWRO
DMA Channel 10 (UART1 RX)	IVG10	24	3	IAR3	IMASKO, ISRO, IWRO
DMA Channel 11 (UART1 TX)	IVG10	25	3	IAR3	IMASKO, ISRO, IWRO
OTP Memory Interrupt	IVG11	26	4	IAR3	IMASKO, ISRO, IWRO
GP Counter	IVG11	27	4	IAR3	IMASKO, ISRO, IWRO
DMA Channel 1 (MAC RX/HOSTDP)	IVG11	28	4	IAR3	IMASKO, ISRO, IWRO
Port H Interrupt A	IVG11	29	4	IAR3	IMASKO, ISRO, IWRO
DMA Channel 2 (MAC TX/NFC)	IVG11	30	4	IAR3	IMASKO, ISRO, IWRO
Port H Interrupt B	IVG11	31	4	IAR3	IMASKO, ISRO, IWRO
Timer 0	IVG12	32	5	IAR4	IMASK1, ISR1, IWR1
Timer 1	IVG12	33	5	IAR4	IMASK1, ISR1, IWR1
Timer 2	IVG12	34	5	IAR4	IMASK1, ISR1, IWR1
Timer 3	IVG12	35	5	IAR4	IMASK1, ISR1, IWR1
Timer 4	IVG12	36	5	IAR4	IMASK1, ISR1, IWR1
Timer 5	IVG12	37	5	IAR4	IMASK1, ISR1, IWR1
Timer 6	IVG12	38	5	IAR4	IMASK1, ISR1, IWR1
Timer 7	IVG12	39	5	IAR4	IMASK1, ISR1, IWR1
Port G Interrupt A	IVG12	40	5	IAR5	IMASK1, ISR1, IWR1
Port G Interrupt B	IVG12	41	5	IAR5	IMASK1, ISR1, IWR1
MDMA Stream 0	IVG13	42	6	IAR5	IMASK1, ISR1, IWR1
MDMA Stream 1	IVG13	43	6	IAR5	IMASK1, ISR1, IWR1
Software Watchdog Timer	IVG13	44	6	IAR5	IMASK1, ISR1, IWR1
Port F Interrupt A	IVG13	45	6	IAR5	IMASK1, ISR1, IWR1
Port F Interrupt B	IVG13	46	6	IAR5	IMASK1, ISR1, IWR1
SPI Status	IVG7	47	0	IAR5	IMASK1, ISR1, IWR1
NFC Status	IVG7	48	0	IAR6	IMASK1, ISR1, IWR1
HOSTDP Status	IVG7	49	0	IAR6	IMASK1, ISR1, IWR1
Host Read Done	IVG7	50	0	IAR6	IMASK1, ISR1, IWR1
USB_EINT Interrupt	IVG10	51	3	IAR6	IMASK1, ISR1, IWR1
USB_INT0 Interrupt	IVG10	52	3	IAR6	IMASK1, ISR1, IWR1
USB_INT1 Interrupt	IVG10	53	3	IAR6	IMASK1, ISR1, IWR1
USB_INT2 Interrupt	IVG10	54	3	IAR6	IMASK1, ISR1, IWR1
USB_DMAINT Interrupt	IVG10	55	3	IAR6	IMASK1, ISR1, IWR1

Event Control

The processor provides a very flexible mechanism to control the processing of events. In the CEC, three registers are used to coordinate and control events. Each register is 16 bits wide.

- CEC interrupt latch register (ILAT) Indicates when
 events have been latched. The appropriate bit is set when
 the processor has latched the event and cleared when the
 event has been accepted into the system. This register is
 updated automatically by the controller, but it may be written only when its corresponding IMASK bit is cleared.
- CEC interrupt mask register (IMASK) Controls the
 masking and unmasking of individual events. When a bit is
 set in the IMASK register, that event is unmasked and is
 processed by the CEC when asserted. A cleared bit in the
 IMASK register masks the event, preventing the processor
 from servicing the event even though the event may be
 latched in the ILAT register. This register may be read or
 written while in supervisor mode. (Note that generalpurpose interrupts can be globally enabled and disabled
 with the STI and CLI instructions, respectively.)
- CEC interrupt pending register (IPEND) The IPEND register keeps track of all nested events. A set bit in the IPEND register indicates the event is currently active or nested at some level. This register is updated automatically by the controller but may be read while in supervisor mode.

The SIC allows further control of event processing by providing three pairs of 32-bit interrupt control and status registers. Each register contains a bit corresponding to each of the peripheral interrupt events shown in Table 3 on Page 7.

- SIC interrupt mask registers (SIC_IMASKx) Control the masking and unmasking of each peripheral interrupt event. When a bit is set in these registers, that peripheral event is unmasked and is processed by the system when asserted. A cleared bit in the register masks the peripheral event, preventing the processor from servicing the event.
- SIC interrupt status registers (SIC_ISRx) As multiple
 peripherals can be mapped to a single event, these registers
 allow the software to determine which peripheral event
 source triggered the interrupt. A set bit indicates the
 peripheral is asserting the interrupt, and a cleared bit indicates the peripheral is not asserting the event.
- SIC interrupt wakeup enable registers (SIC_IWRx) By enabling the corresponding bit in these registers, a peripheral can be configured to wake up the processor, should the core be idled or in sleep mode when the event is generated. For more information see Dynamic Power Management on Page 14.

Because multiple interrupt sources can map to a single generalpurpose interrupt, multiple pulse assertions can occur simultaneously, before or during interrupt processing for an interrupt event already detected on this interrupt input. The IPEND register contents are monitored by the SIC as the interrupt acknowledgement. The appropriate ILAT register bit is set when an interrupt rising edge is detected (detection requires two core clock cycles). The bit is cleared when the respective IPEND register bit is set. The IPEND bit indicates that the event has entered into the processor pipeline. At this point the CEC recognizes and queues the next rising edge event on the corresponding event input. The minimum latency from the rising edge transition of the general-purpose interrupt to the IPEND output asserted is three core clock cycles; however, the latency can be much higher, depending on the activity within and the state of the processor.

DMA CONTROLLERS

The processor has multiple, independent DMA channels that support automated data transfers with minimal overhead for the processor core. DMA transfers can occur between the processor's internal memories and any of its DMA-capable peripherals. Additionally, DMA transfers can be accomplished between any of the DMA-capable peripherals and external devices connected to the external memory interfaces, including the SDRAM controller and the asynchronous memory controller. DMA-capable peripherals include the Ethernet MAC, NFC, HOSTDP, USB, SPORTs, SPI port, UARTs, and PPI. Each individual DMA-capable peripheral has at least one dedicated DMA channel.

The processor DMA controller supports both one-dimensional (1-D) and two-dimensional (2-D) DMA transfers. DMA transfer initialization can be implemented from registers or from sets of parameters called descriptor blocks.

The 2-D DMA capability supports arbitrary row and column sizes up to 64K elements by 64K elements, and arbitrary row and column step sizes up to ± 32 K elements. Furthermore, the column step size can be less than the row step size, allowing implementation of interleaved data streams. This feature is especially useful in video applications where data can be deinterleaved on the fly.

Examples of DMA types supported by the processor DMA controller include:

- A single, linear buffer that stops upon completion.
- A circular, auto-refreshing buffer that interrupts on each full or fractionally full buffer.
- 1-D or 2-D DMA using a linked list of descriptors.
- 2-D DMA using an array of descriptors, specifying only the base DMA address within a common page.

In addition to the dedicated peripheral DMA channels, there are two memory DMA channels provided for transfers between the various memories of the processor system. This enables transfers of blocks of data between any of the memories—including external SDRAM, ROM, SRAM, and flash memory—with minimal processor intervention. Memory DMA transfers can be controlled by a very flexible descriptor-based methodology or by a standard register-based autobuffer mechanism.

The processor also has an external DMA controller capability via dual external DMA request pins when used in conjunction with the external bus interface unit (EBIU). This functionality

can be used when a high speed interface is required for external FIFOs and high bandwidth communications peripherals such as USB 2.0. It allows control of the number of data transfers for memory DMA. The number of transfers per edge is programmable. This feature can be programmed to allow memory DMA to have an increased priority on the external bus relative to the core.

HOST DMA PORT

The host port interface allows an external host to be a DMA master to transfer data in and out of the device. The host device masters the transactions and the Blackfin processor is the DMA slave.


The host port is enabled through the PAB interface. Once enabled, the DMA is controlled by the external host, which can then program the DMA to send/receive data to any valid internal or external memory location.

The host port interface controller has the following features.

- Allows external master to configure DMA read/write data transfers and read port status.
- Uses asynchronous memory protocol for external interface.
- 8-/16-bit external data interface to host device.
- · Half duplex operation.
- Little-/big-endian data transfer.
- Acknowledge mode allows flow control on host transactions.
- Interrupt mode guarantees a burst of FIFO depth host transactions.

REAL-TIME CLOCK

The real-time clock (RTC) provides a robust set of digital watch features, including current time, stopwatch, and alarm. The RTC is clocked by a 32.768 kHz crystal external to the Blackfin processor. Connect RTC pins RTXI and RTXO with external components as shown in Figure 4.



SUGGESTED COMPONENTS: X1 = ECL IPTEK EC38J (THROUGH-HOLE PACKAGE) OR EPSON MC405 12 pF LOAD (SURFACE-MOUNT PACKAGE) C1 = 22 pF C2 = 22 pF R1 = 10 $M\Omega$

NOTE: C1 AND C2 ARE SPECIFIC TO CRYSTAL SPECIFIED FOR X1. CONTACT CRYSTAL MANUFACTURER FOR DETAILS. C1 AND C2 SPECIFICATIONS ASSUME BOARD TRACE CAPACITANCE OF 3 pf.

Figure 4. External Components for RTC

The RTC peripheral has dedicated power supply pins so that it can remain powered up and clocked even when the rest of the processor is in a low power state. The RTC provides several programmable interrupt options, including interrupt per second, minute, hour, or day clock ticks, interrupt on programmable stopwatch countdown, or interrupt at a programmed alarm time.

The 32.768 kHz input clock frequency is divided down to a 1 Hz signal by a prescaler. The counter function of the timer consists of four counters: a 60-second counter, a 60-minute counter, a 24-hour counter, and an 32,768-day counter.

When enabled, the alarm function generates an interrupt when the output of the timer matches the programmed value in the alarm control register. There are two alarms: The first alarm is for a time of day. The second alarm is for a day and time of that day.

The stopwatch function counts down from a programmed value, with one-second resolution. When the stopwatch is enabled and the counter underflows, an interrupt is generated.

Like the other peripherals, the RTC can wake up the processor from sleep mode upon generation of any RTC wake-up event. Additionally, an RTC wakeup event can wake up the processor from deep sleep mode or cause a transition from the hibernate state.

WATCHDOG TIMER

The processor includes a 32-bit timer that can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state through generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

If configured to generate a hardware reset, the watchdog timer resets both the core and the processor peripherals. After a reset, software can determine if the watchdog was the source of the hardware reset by interrogating a status bit in the watchdog timer control register.

The timer is clocked by the system clock (SCLK), at a maximum frequency of f_{SCLK} .

TIMERS

There are nine general-purpose programmable timer units in the processors. Eight timers have an external pin that can be configured either as a pulse width modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input to the several other associated PF pins, an external clock input to the PPI_CLK input pin, or to the internal SCLK.

The timer units can be used in conjunction with the two UARTs to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels.

The timers can generate interrupts to the processor core providing periodic events for synchronization, either to the system clock or to a count of external signals.

In addition to the eight general-purpose programmable timers, a ninth timer is also provided. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generation of operating system periodic interrupts.

UP/DOWN COUNTER AND THUMBWHEEL INTERFACE

A 32-bit up/down counter is provided that can sense 2-bit quadrature or binary codes as typically emitted by industrial drives or manual thumb wheels. The counter can also operate in general-purpose up/down count modes. Then, count direction is either controlled by a level-sensitive input pin or by two edge detectors.

A third input can provide flexible zero marker support and can alternatively be used to input the push-button signal of thumb wheels. All three pins have a programmable debouncing circuit.

An internal signal forwarded to the timer unit enables one timer to measure the intervals between count events. Boundary registers enable auto-zero operation or simple system warning by interrupts when programmable count values are exceeded.

SERIAL PORTS

The processors incorporate two dual-channel synchronous serial ports (SPORT0 and SPORT1) for serial and multiprocessor communications. The SPORTs support the following features:

- I²S capable operation.
- Bidirectional operation Each SPORT has two sets of independent transmit and receive pins, enabling eight channels of I²S stereo audio.
- Buffered (8-deep) transmit and receive ports Each port has a data register for transferring data words to and from other processor components and shift registers for shifting data in and out of the data registers.
- Clocking Each transmit and receive port can either use an external serial clock or generate its own, in frequencies ranging from (f_{SCLK}/131,070) Hz to (f_{SCLK}/2) Hz.
- Word length Each SPORT supports serial data words from 3 to 32 bits in length, transferred most-significant-bit first or least-significant-bit first.
- Framing Each transmit and receive port can run with or without frame sync signals for each data word. Frame sync signals can be generated internally or externally, active high or low, and with either of two pulse widths and early or late frame sync.

- Companding in hardware Each SPORT can perform A-law or μ -law companding according to ITU recommendation G.711. Companding can be selected on the transmit and/or receive channel of the SPORT without additional latencies.
- DMA operations with single-cycle overhead Each SPORT can automatically receive and transmit multiple buffers of memory data. The processor can link or chain sequences of DMA transfers between a SPORT and memory.
- Interrupts Each transmit and receive port generates an interrupt upon completing the transfer of a data word or after transferring an entire data buffer, or buffers, through DMA.
- Multichannel capability Each SPORT supports 128 channels out of a 1024-channel window and is compatible with the H.100, H.110, MVIP-90, and HMVIP standards.

SERIAL PERIPHERAL INTERFACE (SPI) PORT

The processors have an SPI-compatible port that enables the processor to communicate with multiple SPI-compatible devices

The SPI interface uses three pins for transferring data: two data pins (Master Output-Slave Input, MOSI, and Master Input-Slave Output, MISO) and a clock pin (serial clock, SCK). An SPI chip select input pin (\$\overline{SPISS}\$) lets other SPI devices select the processor, and seven SPI chip select output pins (\$\overline{SPISEL7-1}\$) let the processor select other SPI devices. The SPI select pins are reconfigured general-purpose I/O pins. Using these pins, the SPI port provides a full-duplex, synchronous serial interface, which supports both master/slave modes and multimaster environments.

The SPI port's baud rate and clock phase/polarities are programmable, and it has an integrated DMA channel, configurable to support transmit or receive data streams. The SPI's DMA channel can only service unidirectional accesses at any given time.

The SPI port's clock rate is calculated as:

$$SPI Clock Rate = \frac{f_{SCLK}}{2 \times SPI BAUD}$$

Where the 16-bit SPI_BAUD register contains a value of 2 to 65 535

During transfers, the SPI port simultaneously transmits and receives by serially shifting data in and out on its two serial data lines. The serial clock line synchronizes the shifting and sampling of data on the two serial data lines.

UART PORTS

The processors provide two full-duplex universal asynchronous receiver/transmitter (UART) ports, which are fully compatible with PC-standard UARTs. Each UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial

data. A UART port includes support for five to eight data bits, one or two stop bits, and none, even, or odd parity. Each UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O mapped UART registers.
 The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

Each UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

- Supporting bit rates ranging from (f_{SCLK}/1,048,576) to (f_{SCLK}/16) bits per second.
- Supporting data formats from seven to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

The UART port's clock rate is calculated as:

$$UART\ Clock\ Rate = \frac{f_{SCLK}}{16 \times UART\ Divisor}$$

Where the 16-bit UART_Divisor comes from the UART_DLH (most significant 8 bits) and UART_DLL (least significant 8 bits) registers.

In conjunction with the general-purpose timer functions, autobaud detection is supported.

The capabilities of the UARTs are further extended with support for the infrared data association (IrDA*) serial infrared physical layer link specification (SIR) protocol.

TWI CONTROLLER INTERFACE

The processors include a 2-wire interface (TWI) module for providing a simple exchange method of control data between multiple devices. The TWI is compatible with the widely used I^2C^{\otimes} bus standard. The TWI module offers the capabilities of simultaneous master and slave operation and support for both 7-bit addressing and multimedia data arbitration. The TWI interface utilizes two pins for transferring clock (SCL) and data (SDA) and supports the protocol at speeds up to 400k bits/sec. The TWI interface pins are compatible with 5 V logic levels.

Additionally, the TWI module is fully compatible with serial camera control bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

10/100 ETHERNET MAC

The ADSP-BF526 and ADSP-BF527 processors offer the capability to directly connect to a network by way of an embedded Fast Ethernet Media Access Controller (MAC) that supports both 10-BaseT (10M bits/sec) and 100-BaseT (100M bits/sec) operation. The 10/100 Ethernet MAC peripheral on the processor is fully compliant to the IEEE 802.3-2002 standard and it

provides programmable features designed to minimize supervision, bus use, or message processing by the rest of the processor system.

Some standard features are:

- Support of MII and RMII protocols for external PHYs.
- Full duplex and half duplex modes.
- Data framing and encapsulation: generation and detection of preamble, length padding, and FCS.
- Media access management (in half-duplex operation): collision and contention handling, including control of retransmission of collision frames and of back-off timing.
- Flow control (in full-duplex operation): generation and detection of PAUSE frames.
- Station management: generation of MDC/MDIO frames for read-write access to PHY registers.
- SCLK operating range down to 25 MHz (active and sleep operating modes).
- Internal loopback from Tx to Rx.

Some advanced features are:

- Buffered crystal output to external PHY for support of a single crystal system.
- Automatic checksum computation of IP header and IP payload fields of Rx frames.
- Independent 32-bit descriptor-driven Rx and Tx DMA channels.
- Frame status delivery to memory via DMA, including frame completion semaphores, for efficient buffer queue management in software.
- Tx DMA support for separate descriptors for MAC header and payload to eliminate buffer copy operations.
- Convenient frame alignment modes support even 32-bit alignment of encapsulated Rx or Tx IP packet data in memory after the 14-byte MAC header.
- Programmable Ethernet event interrupt supports any combination of:
 - Any selected Rx or Tx frame status conditions.
 - PHY interrupt condition.
 - Wake-up frame detected.
 - Any selected MAC management counter(s) at halffull.
 - DMA descriptor error.
- 47 MAC management statistics counters with selectable clear-on-read behavior and programmable interrupts on half maximum value.
- Programmable Rx address filters, including a 64-bin address hash table for multicast and/or unicast frames, and programmable filter modes for broadcast, multicast, unicast, control, and damaged frames.

- Advanced power management supporting unattended transfer of Rx and Tx frames and status to/from external memory via DMA during low power sleep mode.
- System wakeup from sleep operating mode upon magic packet or any of four user-definable wakeup frame filters.
- Support for 802.3Q tagged VLAN frames.
- Programmable MDC clock rate and preamble suppression.
- In RMII operation, seven unused pins may be configured as GPIO pins for other purposes.

PORTS

Because of the rich set of peripherals, the processor groups the many peripheral signals to four ports—Port F, Port G, Port H, and Port J. Most of the associated pins are shared by multiple signals. The ports function as multiplexer controls.

General-Purpose I/O (GPIO)

The processor has 48 bidirectional, general-purpose I/O (GPIO) pins allocated across three separate GPIO modules—PORTFIO, PORTGIO, and PORTHIO, associated with Port F, Port G, and Port H, respectively. Port J does not provide GPIO functionality. Each GPIO-capable pin shares functionality with other processor peripherals via a multiplexing scheme; however, the GPIO functionality is the default state of the device upon power-up. Neither GPIO output nor input drivers are active by default. Each general-purpose port pin can be individually controlled by manipulation of the port control, status, and interrupt registers:

- GPIO direction control register Specifies the direction of each individual GPIO pin as input or output.
- GPIO control and status registers The processor employs a "write one to modify" mechanism that allows any combination of individual GPIO pins to be modified in a single instruction, without affecting the level of any other GPIO pins. Four control registers are provided. One register is written in order to set pin values, one register is written in order to clear pin values, one register is written in order to toggle pin values, and one register is written in order to specify a pin value. Reading the GPIO status register allows software to interrogate the sense of the pins.
- GPIO interrupt mask registers The two GPIO interrupt
 mask registers allow each individual GPIO pin to function
 as an interrupt to the processor. Similar to the two GPIO
 control registers that are used to set and clear individual
 pin values, one GPIO interrupt mask register sets bits to
 enable interrupt function, and the other GPIO interrupt
 mask register clears bits to disable interrupt function.
 GPIO pins defined as inputs can be configured to generate
 hardware interrupts, while output pins can be triggered by
 software interrupts.
- GPIO interrupt sensitivity registers The two GPIO interrupt sensitivity registers specify whether individual pins are level- or edge-sensitive and specify—if edge-sensitive— whether just the rising edge or both the rising and falling

edges of the signal are significant. One register selects the type of sensitivity, and one register selects which edges are significant for edge-sensitivity.

PARALLEL PERIPHERAL INTERFACE (PPI)

The processor provides a parallel peripheral interface (PPI) that can connect directly to parallel analog-to-digital and digital-to-analog converters, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to three frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates up to half the system clock rate, and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bidirectional data transfer with up to 16 bits of data. Up to three frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex bidirectional transfer of 8- or 10-bit video data. Additionally, on-chip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.

General-Purpose Mode Descriptions

The general-purpose modes of the PPI are intended to suit a wide variety of data capture and transmission applications. Three distinct submodes are supported:

- 1. Input mode Frame syncs and data are inputs into the PPI
- 2. Frame capture mode Frame syncs are outputs from the PPI, but data are inputs.
- 3. Output mode Frame syncs and data are outputs from the PPI.

Input Mode

Input mode is intended for ADC applications, as well as video communication with hardware signaling. In its simplest form, PPI_FS1 is an external frame sync input that controls when to read data. The PPI_DELAY MMR allows for a delay (in PPI_CLK cycles) between reception of this frame sync and the initiation of data reads. The number of input data samples is user programmable and defined by the contents of the PPI_COUNT register. The PPI supports 8-bit and 10-bit through 16-bit data, programmable in the PPI_CONTROL register.

Frame Capture Mode

Frame capture mode allows the video source(s) to act as a slave (for frame capture for example). The ADSP-BF52x processors control when to read from the video source(s). PPI_FS1 is an HSYNC output, and PPI_FS2 is a VSYNC output.

Output Mode

Output mode is used for transmitting video or other data with up to three output frame syncs. Typically, a single frame sync is appropriate for data converter applications, whereas two or three frame syncs could be used for sending video with hardware signaling.

ITU-R 656 Mode Descriptions

The ITU-R 656 modes of the PPI are intended to suit a wide variety of video capture, processing, and transmission applications. Three distinct submodes are supported:

- 1. Active video only mode
- 2. Vertical blanking only mode
- 3. Entire field mode

Active Video Mode

Active video only mode is used when only the active video portion of a field is of interest and not any of the blanking intervals. The PPI does not read in any data between the end of active video (EAV) and start of active video (SAV) preamble symbols, or any data present during the vertical blanking intervals. In this mode, the control byte sequences are not stored to memory; they are filtered by the PPI. After synchronizing to the start of Field 1, the PPI ignores incoming samples until it sees an SAV code. The user specifies the number of active video lines per frame (in PPI_COUNT register).

Vertical Blanking Interval Mode

In this mode, the PPI only transfers vertical blanking interval (VBI) data.

Entire Field Mode

In this mode, the entire incoming bit stream is read in through the PPI. This includes active video, control preamble sequences, and ancillary data that may be embedded in horizontal and vertical blanking intervals. Data transfer starts immediately after synchronization to Field 1. Data is transferred to or from the synchronous channels through eight DMA engines that work autonomously from the processor core.

USB ON-THE-GO DUAL-ROLE DEVICE CONTROLLER

The USB clock (USB_XI) is provided through a dedicated external crystal or crystal oscillator. See Universal Serial Bus (USB) On-The-Go—Receive and Transmit Timing on Page 54 for related timing requirements. If using a crystal to provide the USB clock, use a parallel-resonant, fundamental mode, microprocessor-grade crystal.

The USB on-the-go dual-role device controller includes a phase locked loop with programmable multipliers to generate the necessary internal clocking frequency for USB. The multiplier value should be programmed based on the USB_XI frequency to achieve the necessary 480 MHz internal clock for USB high speed operation. For example, for a USB_XI crystal frequency of 24 MHz, the USB_PLLOSC_CTRL register should be programmed with a multiplier value of 20 to generate a 480 MHz internal clock.

CODE SECURITY WITH LOCKBOX SECURE TECHNOLOGY

A security system consisting of a blend of hardware and software provides customers with a flexible and rich set of code security features with Lockbox $^{\text{IM}}$ Secure Technology. Key features include:

- · OTP memory
- Unique chip ID
- · Code authentication
- Secure mode of operation

The security scheme is based upon the concept of authentication of digital signatures using standards-based algorithms and provides a secure processing environment in which to execute code and protect assets. See Lockbox Secure Technology Disclaimer on Page 22.

DYNAMIC POWER MANAGEMENT

The processor provides five operating modes, each with a different performance/power profile. In addition, dynamic power management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. When configured for a 0 V core supply voltage, the processor enters the hibernate state. Control of clocking to each of the processor peripherals also reduces power consumption. See Table 4 for a summary of the power settings for each mode.

Table 4. Power Settings

Mode/State	PLL	PLL Bypassed	Core Clock (CCLK)	System Clock (SCLK)	Core Power
Full-On	Enabled	No	Enabled	Enabled	On
Active	Enabled/ Disabled	Yes	Enabled	Enabled	On
Sleep	Enabled	_	Disabled	Enabled	On
Deep Sleep	Disabled	_	Disabled	Disabled	On
Hibernate	Disabled	_	Disabled	Disabled	Off

Full-On Operating Mode—Maximum Performance

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the power-up default execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

Active Operating Mode—Moderate Dynamic Power Savings

In the active mode, the PLL is enabled but bypassed. Because the PLL is bypassed, the processor's core clock (CCLK) and system clock (SCLK) run at the input clock (CLKIN) frequency. DMA access is available to appropriately configured L1 memories.

In the active mode, it is possible to disable the control input to the PLL by setting the PLL_OFF bit in the PLL control register. This register can be accessed with a user-callable routine in the

on-chip ROM called bfrom_SysControl(). If disabled, the PLL control input must be re-enabled before transitioning to the full-on or sleep modes.

For more information about PLL controls, see the "Dynamic Power Management" chapter in the ADSP-BF52x Blackfin Processor Hardware Reference.

Sleep Operating Mode—High Dynamic Power Savings

The sleep mode reduces dynamic power dissipation by disabling the clock to the processor core (CCLK). The PLL and system clock (SCLK), however, continue to operate in this mode. Typically, an external event or RTC activity wakes up the processor. When in the sleep mode, asserting a wakeup enabled in the SIC_IWRx registers causes the processor to sense the value of the BYPASS bit in the PLL control register (PLL_CTL). If BYPASS is disabled, the processor transitions to the full-on mode. If BYPASS is enabled, the processor transitions to the active mode.

System DMA access to L1 memory is not supported in sleep mode.

Deep Sleep Operating Mode—Maximum Dynamic Power Savings

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core (CCLK) and to all synchronous peripherals (SCLK). Asynchronous peripherals, such as the RTC, may still be running but cannot access internal resources or external memory. This powered-down mode can only be exited by assertion of the reset interrupt (RESET) or by an asynchronous interrupt generated by the RTC. When in deep sleep mode, an RTC asynchronous interrupt causes the processor to transition to the Active mode. Assertion of RESET while in deep sleep mode causes the processor to transition to the full on mode.

Hibernate State—Maximum Static Power Savings

The hibernate state maximizes static power savings by disabling the voltage and clocks to the processor core (CCLK) and to all of the synchronous peripherals (SCLK). The internal voltage regulator (ADSP-BF523/ADSP-BF525/ADSP-BF527 only) for the processor can be shut off by writing b#00 to the FREQ bits of the VR_CTL register, using the bfrom_SysControl() function. This setting sets the internal power supply voltage ($V_{\rm DDINT}$) to 0 V to provide the lowest static power dissipation. Any critical information stored internally (for example, memory contents, register contents, and other information) must be written to a non volatile storage device prior to removing power if the processor state is to be preserved. Writing b#00 to the FREQ bits also causes EXT_WAKE0 and EXT_WAKE1 to transition low, which can be used to signal an external voltage regulator to shut down.

Since $V_{\rm DDEXT}$ and $V_{\rm DDMEM}$ can still be supplied in this mode, all of the external pins three-state, unless otherwise specified. This allows other devices that may be connected to the processor to still have power applied without drawing unwanted current.

The Ethernet or USB modules can wake up the internal supply regulator (ADSP-BF525 and ADSP-BF527 only) or signal an external regulator to wake up using EXT_WAKE0 or EXT_WAKE1. If PG15 does not connect as a PHYINT signal to an external PHY device, PG15 can be pulled low by any other device to wake the processor up. The processor can also be woken up by a real-time clock wakeup event or by asserting the RESET pin. All hibernate wake-up events initiate the hardware reset sequence. Individual sources are enabled by the VR_CTL register. The EXT_WAKEx signals are provided to indicate the occurrence of wake-up events.

As long as $V_{\rm DDEXT}$ is applied, the VR_CTL register maintains its state during hibernation. All other internal registers and memories, however, lose their content in the hibernate state. State variables may be held in external SRAM or SDRAM. The SCKELOW bit in the VR_CTL register controls whether or not SDRAM operates in self-refresh mode, which allows it to retain its content while the processor is in hibernate and through the subsequent reset sequence.

Power Savings

As shown in Table 5, the processor supports six different power domains, which maximizes flexibility while maintaining compliance with industry standards and conventions. By isolating the internal logic of the processor into its own power domain, separate from the RTC and other I/O, the processor can take advantage of dynamic power management without affecting the RTC or other I/O devices. There are no sequencing requirements for the various power domains, but all domains must be powered according to the appropriate Specifications table for processor Operating Conditions; even if the feature/peripheral is not used.

Table 5. Power Domains

Power Domain	V _{DD} Range
All internal logic, except RTC, Memory, USB, OTP	V_{DDINT}
RTC internal logic and crystal I/O	V_{DDRTC}
Memory logic	V_{DDMEM}
USB PHY logic	V_{DDUSB}
OTP logic	V_{DDOTP}
All other I/O	V_{DDEXT}

The dynamic power management feature of the processor allows both the processor's input voltage (V_{DDINT}) and clock frequency (f_{CCLK}) to be dynamically controlled.

The power dissipated by a processor is largely a function of its clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation, while reducing the voltage by 25% reduces dynamic power dissipation by more than 40%. Further, these power savings are additive, in that if the clock frequency and supply voltage are both reduced, the power savings can be dramatic, as shown in the following equations.

Power Savings Factor

$$= \frac{f_{CCLKRED}}{f_{CCLKNOM}} \times \left(\frac{V_{DDINTRED}}{V_{DDINTNOM}}\right)^2 \times \left(\frac{T_{RED}}{T_{NOM}}\right)$$

% Power Savings = $(1 - Power Savings Factor) \times 100\%$

where the variables in the equations are:

 $f_{CCLKNOM}$ is the nominal core clock frequency

 $f_{CCLKRED}$ is the reduced core clock frequency

 $V_{DDINTNOM}$ is the nominal internal supply voltage

 $V_{DDINTRED}$ is the reduced internal supply voltage

 T_{NOM} is the duration running at $f_{CCLKNOM}$

 T_{RED} is the duration running at $f_{CCLKRED}$

ADSP-BF523/ADSP-BF525/ADSP-BF527 VOLTAGE REGULATION

The ADSP-BF523/ADSP-BF525/ADSP-BF527 provides an onchip voltage regulator that can generate processor core voltage levels from an external supply. Figure 5 shows the typical external components required to complete the power management system.




Figure 5. ADSP-BF523/ADSP-BF525/ADSP-BF527 Voltage Regulator Circuit

The regulator controls the internal logic voltage levels and is programmable with the voltage regulator control register (VR_CTL) in increments of 50 mV. This register can be accessed using the bfrom_SysControl() function in the on-chip ROM. To reduce standby power consumption, the internal voltage regulator can be programmed to remove power to the processor core while keeping I/O power supplied. While in the hibernate state, all external supplies (V_DDEXT, V_DDMEM, V_DDUSB, V_DDOTP) can still be applied, eliminating the need for external buffers. $V_{\rm DDRTC}$ must be applied at all times for correct hibernate

operation. The voltage regulator can be activated from this power-down state either through an RTC wakeup, a USB wakeup, an ethernet wake-up, or by asserting the $\overline{\text{RESET}}$ pin, each of which then initiates a boot sequence. The regulator can also be disabled and bypassed at the user's discretion.

The voltage regulator has two modes set by the VR_{SEL} pin—the normal pulse width control of an external FET and the external supply mode which can signal a power down during hibernate to an external regulator. Set VR_{SEL} to V_{DDEXT} to use an external regulator or set VR_{SEL} to GND to use the internal regulator. In the external mode VR_{OUT} becomes EXT_WAKE1. If the internal regulator is used, EXT_WAKE0 can control other power sources in the system during the hibernate state. Both signals are high-true for power-up and may be connected directly to the low-true shutdown input of many common regulators. The mode of the SS/PG (Soft Start/Power Good) signal also changes according to the state of VR_{SEL}. When using an internal regulator, the SS/PG pin is Soft Start, and when using an external regulator, it is Power Good. The Soft Start feature is recommended to reduce the inrush currents and to reduce V_{DDINT} voltage overshoot when coming out of hibernate or changing voltage levels. The Power Good (\overline{PG}) input signal allows the processor to start only after the internal voltage has reached a chosen level. In this way, the startup time of the external regulator is detected after hibernation. For a complete description of Soft Start and Power Good functionality, refer to the ADSP-BF52x Blackfin Processor Hardware Reference.

ADSP-BF522/ADSP-BF524/ADSP-BF526 VOLTAGE REGULATION

The ADSP-BF522/ADSP-BF524/ADSP-BF526 processor requires an external voltage regulator to power the V_{DDINT} domain. To reduce standby power consumption, the external voltage regulator can be signaled through EXT_WAKE0 or EXT_WAKE1 to remove power from the processor core. These identical signals are high-true for power-up and may be connected directly to the low-true shut down input of many common regulators. While in the hibernate state, all external supplies (V_{DDEXT} , V_{DDMEM} , V_{DDUSB} , V_{DDOTP}) can still be applied, eliminating the need for external buffers. V_{DDRTC} must be applied at all times for correct hibernate operation. The external voltage regulator can be activated from this power down state either through an RTC wakeup, a USB wakeup, an ethernet wakeup, or by asserting the RESET pin, each of which then initiates a boot sequence. EXT_WAKE0 or EXT_WAKE1 indicate a wakeup to the external voltage regulator. The Power Good (PG) input signal allows the processor to start only after the internal voltage has reached a chosen level. In this way, the startup time of the external regulator is detected after hibernation. For a complete description of the Power Good functionality, refer to the ADSP-BF52x Blackfin Processor Hardware Reference.


CLOCK SIGNALS

The processor can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.

If an external clock is used, it should be a TTL compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's CLKIN pin. When an external clock is used, the XTAL pin must be left unconnected.

Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal may be used. For fundamental frequency operation, use the circuit shown in Figure 6. A parallel-resonant, fundamental frequency, microprocessor-grade crystal is connected across the CLKIN and XTAL pins. The on-chip resistance between CLKIN and the XTAL pin is in the 500 k Ω range. Further parallel resistors are typically not recommended. The two capacitors and the series resistor shown in Figure 6 fine tune phase and amplitude of the sine frequency.

The capacitor and resistor values shown in Figure 6 are typical values only. The capacitor values are dependent upon the crystal manufacturers' load capacitance recommendations and the PCB physical layout. The resistor value depends on the drive level specified by the crystal manufacturer. The user should verify the customized values based on careful investigations on multiple devices over temperature range.



NOTE: VALUES MARKED WITH * MUST BE CUSTOMIZED, DEPENDING ON THE CRYSTAL AND LAYOUT. PLEASE ANALYZE CAREFULLY. FOR FREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE OF 18 pF SHOULD BE TREATED AS A MAXIMUM, AND THE SUGGESTED RESISTOR VALUE SHOULD BE REDUCED TO 0 Ω .

Figure 6. External Crystal Connections

A third-overtone crystal can be used for frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone by adding a tuned inductor circuit as shown in Figure 6. A design procedure for third-overtone operation is discussed in detail in application note (*EE-168*) *Using Third Overtone Crystals with the ADSP-218x DSP* on the Analog Devices website (www.analog.com)—use site search on "EE-168."

The CLKBUF pin is an output pin, which is a buffered version of the input clock. This pin is particularly useful in Ethernet applications to limit the number of required clock sources in the system. In this type of application, a single 25 MHz or 50 MHz crystal may be applied directly to the processor. The 25 MHz or 50 MHz output of CLKBUF can then be connected to an external Ethernet MII or RMII PHY device. If, instead of a crystal, an

external oscillator is used at CLKIN, CLKBUF will not have the 40/60 duty cycle required by some devices. The CLKBUF output is active by default and can be disabled for power savings reasons using the VR_CTL register.

The Blackfin core runs at a different clock rate than the on-chip peripherals. As shown in Figure 7, the core clock (CCLK) and system peripheral clock (SCLK) are derived from the input clock (CLKIN) signal. An on-chip PLL is capable of multiplying the CLKIN signal by a programmable multiplication factor (bounded by specified minimum and maximum VCO frequencies). The default multiplier can be modified by a software instruction sequence. This sequence is managed by the bfrom_SysControl() function in the on-chip ROM.

On-the-fly CCLK and SCLK frequency changes can be applied by using the bfrom_SysControl() function in the on-chip ROM. The maximum allowed CCLK and SCLK rates depend on the applied voltages $V_{\rm DDINT}, V_{\rm DDEXT}$, and $V_{\rm DDMEM}$; the VCO is always permitted to run up to the frequency specified by the part's maximum instruction rate. The CLKOUT pin reflects the SCLK frequency to the off-chip world. It is part of the SDRAM interface, but it functions as a reference signal in other timing specifications as well. While active by default, it can be disabled using the EBIU_SDGCTL and EBIU_AMGCTL registers.




Figure 7. Frequency Modification Methods

All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL_DIV register. The values programmed into the SSEL fields define a divide ratio between the PLL output (VCO) and the system clock. SCLK divider values are 1 through 15. Table 6 illustrates typical system clock ratios.

Note that the divisor ratio must be chosen to limit the system clock frequency to its maximum of f_{SCLK} . The SSEL value can be dynamically changed without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL_DIV) using the bfrom_SysControl() function in the on-chip ROM.

Table 6. Example System Clock Ratios

Signal Name	Divider Ratio	Example Frequency Ration (MHz)	
SSEL3-0	VCO/SCLK	vco	SCLK
0001	1:1	100	100
0110	6:1	300	50
1010	10:1	500	50

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1–0 bits of the PLL_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in Table 7. This programmable core clock capability is useful for fast core frequency modifications.

Table 7. Core Clock Ratios

Signal Name	Divider Ratio	Example Frequency Rat (MHz)	
CSEL1-0	VCO/CCLK	VCO	CCLK
00	1:1	300	300
01	2:1	300	150
10	4:1	500	125
11	8:1	200	25

The maximum CCLK frequency not only depends on the part's maximum instruction rate (see Page 80). This frequency also depends on the applied $V_{\rm DDINT}$ voltage. See Table 12 and Table 15 for details. The maximal system clock rate (SCLK) depends on the chip package and the applied $V_{\rm DDINT},\,V_{\rm DDEXT},\,$ and $V_{\rm DDMEM}$ voltages (see Table 14 and Table 17).

BOOTING MODES

The processor has several mechanisms (listed in Table 8) for automatically loading internal and external memory after a reset. The boot mode is defined by four BMODE input pins dedicated to this purpose. There are two categories of boot modes. In master boot modes the processor actively loads data from parallel or serial memories. In slave boot modes the processor receives data from external host devices.

The boot modes listed in Table 8 provide a number of mechanisms for automatically loading the processor's internal and external memories after a reset. By default, all boot modes use the slowest meaningful configuration settings. Default settings can be altered via the initialization code feature at boot time or by proper OTP programming at pre-boot time. The BMODE pins of the reset configuration register, sampled during power-on resets and software-initiated resets, implement the modes shown in Table 8.

Table 8. Booting Modes

BMODE3-0	Description
0000	Idle — No boot
0001	Boot from 8- or 16-bit external flash memory
0010	Boot from 16-bit asynchronous FIFO
0011	Boot from serial SPI memory (EEPROM or flash)
0100	Boot from SPI host device
0101	Boot from serial TWI memory (EEPROM/flash)
0110	Boot from TWI host
0111	Boot from UARTO Host
1000	Boot from UART1 Host
1001	Reserved
1010	Boot from SDRAM
1011	Boot from OTP memory
1100	Boot from 8-bit NAND flash
	via NFC using PORTF data pins
1101	Boot from 8-bit NAND flash
	via NFC using PORTH data pins
1110	Boot from 16-Bit Host DMA
1111	Boot from 8-Bit Host DMA

- Idle/no boot mode (BMODE = 0x0) In this mode, the
 processor goes into idle. The idle boot mode helps recover
 from illegal operating modes, such as when the OTP memory has been misconfigured.
- Boot from 8-bit or 16-bit external flash memory (BMODE = 0x1) In this mode, the boot kernel loads the first block header from address 0x2000 0000, and (depending on instructions contained in the header) the boot kernel performs an 8- or 16-bit boot or starts program execution at the address provided by the header. By default, all configuration settings are set for the slowest device possible (3-cycle hold time, 15-cycle R/W access times, 4-cycle setup).

The ARDY is not enabled by default, but it can be enabled through OTP programming. Similarly, all interface behavior and timings can be customized through OTP programming. This includes activation of burst-mode or page-mode operation. In this mode, all asynchronous interface signals are enabled at the port muxing level.

- Boot from 16-bit asynchronous FIFO (BMODE = 0x2) In this mode, the boot kernel starts booting from address 0x2030 0000. Every 16-bit word that the boot kernel has to read from the FIFO must be requested by placing a low pulse on the DMAR1 pin.
- Boot from serial SPI memory, EEPROM or flash (BMODE = 0x3) 8-, 16-, 24-, or 32-bit addressable devices are supported. The processor uses the PG1 GPIO pin to select a single SPI EEPROM/flash device and submits a read command and successive address bytes (0x00) until a valid 8-, 16-, 24-, or 32-bit addressable device is

- detected. Pull-up resistors are required on the <u>SPISELI</u> and MISO pins. By default, a value of 0x85 is written to the SPI_BAUD register.
- Boot from SPI host device (BMODE = 0x4) The processor operates in SPI slave mode and is configured to receive the bytes of the LDR file from an SPI host (master) agent. The HWAIT signal must be interrogated by the host before every transmitted byte. A pull-up resistor is required on the SPISS input. A pull-down on the serial clock (SCK) may improve signal quality and booting robustness.
- Boot from serial TWI memory, EEPROM/flash
 (BMODE = 0x5) The processor operates in master mode
 and selects the TWI slave connected to the TWI with the
 unique ID 0xA0.
 - The processor submits successive read commands to the memory device starting at internal address 0x0000 and begins clocking data into the processor. The TWI memory device should comply with the Philips $I^2C^{\textcircled{@}}$ Bus Specification version 2.1 and should be able to auto-increment its internal address counter such that the contents of the memory device can be read sequentially. By default, a PRESCALE value of 0xA and a TWI_CLKDIV value of 0x0811 are used. Unless altered by OTP settings, an I^2C memory that takes two address bytes is assumed. The development tools ensure that data booted to memories that cannot be accessed by the Blackfin core is written to an intermediate storage location and then copied to the final destination via memory DMA.
- Boot from TWI host (BMODE = 0x6) The TWI host selects the slave with the unique ID 0x5F.
- The processor replies with an acknowledgement and the host then downloads the boot stream. The TWI host agent should comply with the Philips I²C Bus Specification version 2.1. An I²C multiplexer can be used to select one processor at a time when booting multiple processors from a single TWI.
- Boot from UART0 host on Port G (BMODE = 0x7) —
 Using an autobaud handshake sequence, a boot-stream formatted program is downloaded by the host. The host selects a bit rate within the UART clocking capabilities.
 - When performing the autobaud, the UART expects a "@" (0x40) character (eight bits data, one start bit, one stop bit, no parity bit) on the UART0RX pin to determine the bit rate. The UART then replies with an acknowledgement composed of 4 bytes (0xBF, the value of UART0_DLL, the value of UART0_DLH, then 0x00). The host can then download the boot stream. To hold off the host the Blackfin processor signals the host with the boot host wait (HWAIT) signal. Therefore, the host must monitor HWAIT before every transmitted byte.
- Boot from UART1 host on Port F (BMODE = 0x8). Same as BMODE = 0x7 except that the UART1 port is used.

- Boot from SDRAM (BMODE = 0xA) This is a warm boot scenario, where the boot kernel starts booting from address 0x0000 0010. The SDRAM is expected to contain a valid boot stream and the SDRAM controller must be configured by the OTP settings.
- Boot from OTP memory (BMODE = 0xB) This provides a stand-alone booting method. The boot stream is loaded from on-chip OTP memory. By default, the boot stream is expected to start from OTP page 0x40 and can occupy all public OTP memory up to page 0xDF. This is 2560 bytes. Since the start page is programmable, the maximum size of the boot stream can be extended to 3072 bytes.

Table 9. Fourth Byte for Large Page Devices

Bit	Parameter	Value	Meaning
D1:D0	Page Size	00	1K byte
	(excluding spare area)	01	2K byte
		10	4K byte
		11	8K byte
D2	Spare Area Size	00	8 byte/512 byte
		01	16 byte/512 byte
D5:D4	Block Size	00	64K byte
	(excluding spare area)	01	128K byte
		10	256K byte
		11	512K byte
D6	Bus width	00	x8
		01	not supported
D3, D7	Not Used for configuration		

• Boot from 8-bit external NAND flash memory (BMODE = 0xC and BMODE = 0xD) — In this mode, auto detection of the NAND flash device is performed.

BMODE = 0xC, the processor configures PORTF GPIO pins PF7:0 for the NAND data pins and PORTH pins PH15:10 for the NAND control signals.

BMODE = 0xD, the processor configures PORTH GPIO pins PH7:0 for the NAND data pins and PORTH pins PH15:10 for the NAND control signals.

For correct device operation pull-up resistors are required on both $\overline{ND_CE}$ (PH10) and $\overline{ND_BUSY}$ (PH13) signals. By default, a value of 0x0033 is written to the NFC_CTL register. The booting procedure always starts by booting from byte 0 of block 0 of the NAND flash device.

NAND flash boot supports the following features:

- —Device Auto Detection
- -Error Detection & Correction for maximum reliability
- —No boot stream size limitation
- Peripheral DMA providing efficient transfer of all data (excluding the ECC parity data)
- —Software-configurable boot mode for booting from boot streams spanning multiple blocks, including bad blocks
- —Software-configurable boot mode for booting from multiple copies of the boot stream, allowing for handling of bad blocks and uncorrectable errors
- Configurable timing via OTP memory

Small page NAND flash devices must have a 512-byte page size, 32 pages per block, a 16-byte spare area size, and a bus configuration of 8 bits. By default, all read requests from the NAND flash are followed by four address cycles. If the NAND flash device requires only three address cycles, the device must be capable of ignoring the additional address cycles.

The small page NAND flash device must comply with the following command set:

- -Reset: 0xFF
- -Read lower half of page: 0x00
- -Read upper half of page: 0x01
- —Read spare area: 0x50

For large-page NAND-flash devices, the four-byte electronic signature is read in order to configure the kernel for booting, which allows support for multiple large-page devices. The fourth byte of the electronic signature must comply with the specification in Table 9.

Any NAND flash array configuration from Table 9, excluding 16-bit devices, that also complies with the command set listed below are directly supported by the boot kernel. There are no restrictions on the page size or block size as imposed by the small-page boot kernel.

For devices consisting of a five-byte signature, only four are read. The fourth must comply as outlined above.

Large page devices must support the following command set:

- —Reset: 0xFF
- —Read Electronic Signature: 0x90
- -Read: 0x00, 0x30 (confirm command)

Large-page devices must not support or react to NAND flash command 0x50. This is a small-page NAND flash command used for device auto detection.

By default, the boot kernel will always issue five address cycles; therefore, if a large page device requires only four cycles, the device must be capable of ignoring the additional address cycles.

- Boot from 16-Bit Host DMA (BMODE = 0xE) In this mode, the host DMA port is configured in 16-bit Acknowledge mode, with little endian data formatting. Unlike other modes, the host is responsible for interpreting the boot stream. It writes data blocks individually into the Host DMA port. Before configuring the DMA settings for each block, the host may either poll the ALLOW CONFIG bit in HOST_STATUS or wait to be interrupted by the HWAIT signal. When using HWAIT, the host must still check ALLOW_CONFIG at least once before beginning to configure the Host DMA Port. After completing the configuration, the host is required to poll the READY bit in HOST STATUS before beginning to transfer data. When the host sends an HIRQ control command, the boot kernel issues a CALL instruction to address 0xFFA0 0000. It is the host's responsibility to ensure that valid code has been placed at this address. The routine at 0xFFA0 0000 can be a simple initialization routine to configure internal resources, such as the SDRAM controller, which then returns using an RTS instruction. The routine may also by the final application, which will never return to the boot kernel.
- Boot from 8-Bit Host DMA (BMODE = 0xF) In this mode, the Host DMA port is configured in 8-bit interrupt mode, with little endian data formatting. Unlike other modes, the host is responsible for interpreting the boot stream. It writes data blocks individually into the Host DMA port. Before configuring the DMA settings for each block, the host may either poll the ALLOW_CONFIG bit in HOST_STATUS or wait to be interrupted by the HWAIT signal. When using HWAIT, the host must still check ALLOW_CONFIG at least once before beginning to configure the Host DMA Port. The host will receive an interrupt from the HOST_ACK signal every time it is allowed to send the next FIFO depths worth (sixteen 32-bit words) of information. When the host sends an HIRQ control command, the boot kernel issues a CALL instruction to address 0xFFA0 0000. It is the host's responsibility to ensure valid code has been placed at this address. The routine at 0xFFA0 0000 can be a simple initialization routine to configure internal resources, such as the SDRAM controller, which then returns using an RTS instruction. The routine may also by the final application, which will never return to the boot kernel.

For each of the boot modes, a 16-byte header is first read from an external memory device. The header specifies the number of bytes to be transferred and the memory destination address. Multiple memory blocks may be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the address stored in the EVT1 register.

Prior to booting, the pre-boot routine interrogates the OTP memory. Individual boot modes can be customized or even disabled based on OTP programming. External hardware, especially booting hosts, may watch the HWAIT signal to determine when the pre-boot has finished and the boot kernel starts the boot process. By programming OTP memory, the user can also instruct the pre-boot routine to customize the PLL, Internal

Voltage Regulator (ADSP-BF523/ADSP-BF525/ADSP-BF527 only), SDRAM Controller, and Asynchronous Memory Controller.

The boot kernel differentiates between a regular hardware reset and a wakeup-from-hibernate event to speed up booting in the later case. Bits 6-4 in the system reset configuration (SYSCR) register can be used to bypass the pre-boot routine and/or boot kernel in case of a software reset. They can also be used to simulate a wakeup-from-hibernate boot in the software reset case.

The boot process can be further customized by "initialization code." This is a piece of code that is loaded and executed prior to the regular application boot. Typically, this is used to configure the SDRAM controller or to speed up booting by managing the PLL, clock frequencies, wait states, or serial bit rates.

The boot ROM also features C-callable function that can be called by the user application at run time. This enables second-stage boot or boot management schemes to be implemented with ease.

INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/MCU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified-Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data-types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

DEVELOPMENT TOOLS

The processor is supported with a complete set of CROSSCORE® software and hardware development tools, including Analog Devices emulators and VisualDSP++® development environment. The same emulator hardware that supports other Blackfin processors also fully emulates the ADSP-BF52x processors.

EZ-KIT Lite Evaluation Board

For evaluation of ADSP-BF52x processors, use the EZ-KIT Lite[®] boards available from Analog Devices. Order using part numbers ADZS-BF526-EZLITE or ADZS-BF527-EZLITE. The boards come with on-chip emulation capabilities and are equipped to enable software development. Multiple daughter cards are available.

DESIGNING AN EMULATOR-COMPATIBLE PROCESSOR BOARD (TARGET)

The Analog Devices family of emulators are tools that every system developer needs in order to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG processor. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the processor system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the processor's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see (EE-68) Analog Devices JTAG Emulation Technical Reference on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

RELATED DOCUMENTS

The following publications that describe the ADSP-BF52x processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- Getting Started With Blackfin Processors
- ADSP-BF52x Blackfin Processor Hardware Reference (volumes 1 and 2)
- Blackfin Processor Programming Reference
- ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin Processor Anomaly List
- ADSP-BF523/ADSP-BF525/ADSP-BF527 Blackfin Processor Anomaly List

LOCKBOX SECURE TECHNOLOGY DISCLAIMER

Analog Devices products containing Lockbox Secure Technology are warranted by Analog Devices as detailed in the Analog Devices Standard Terms and Conditions of Sale. To our knowledge, the Lockbox Secure Technology, when used in accordance with the data sheet and hardware reference manual specifications, provides a secure method of implementing code and data safeguards. However, Analog Devices does not guarantee that this technology provides absolute security.

ACCORDINGLY, ANALOG DEVICES HEREBY DISCLAIMS ANY AND ALL EXPRESS AND IMPLIED WARRANTIES THAT THE LOCKBOX SECURE TECHNOLOGY CANNOT BE BREACHED, COMPROMISED OR OTHERWISE CIRCUMVENTED AND IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY LOSS, DAMAGE, DESTRUCTION OR RELEASE OF DATA, INFORMATION, PHYSICAL PROPERTY OR INTELLECTUAL PROPERTY.

SIGNAL DESCRIPTIONS

Signal definitions for the ADSP-BF52x processors are listed in Table 10. In order to maintain maximum function and reduce package size and ball count, some balls have dual, multiplexed functions. In cases where ball function is reconfigurable, the default state is shown in plain text, while the alternate function is shown in italics.

All pins are three-stated during and immediately after reset, with the exception of the external memory interface, asynchronous and synchronous memory control, and the buffered XTAL output pin (CLKBUF). On the external memory interface, the control and address lines are driven high, with the exception of CLKOUT, which toggles at the system clock rate.

All I/O pins have their input buffers disabled with the exception of the pins that need pull-ups or pull-downs, as noted in Table 10.

It is strongly advised to use the available IBIS models to ensure that a given board design meets overshoot/undershoot and signal integrity requirements. If no IBIS simulation is performed, it is strongly recommended to add series resistor terminations for all Driver Types A, C and D.

The termination resistors should be placed near the processor to reduce transients and improve signal integrity. The resistance value, typically 33 Ω or 47 Ω , should be chosen to match the average board trace impedance.

Additionally, adding a parallel termination to CLKOUT may prove useful in further enhancing signal integrity. Be sure to verify overshoot/undershoot and signal integrity specifications on actual hardware.

Table 10. Signal Descriptions

Signal Name	Туре	Function	Driver Type ¹
EBIU			
ADDR19-1	О	Address Bus	A
DATA15-0	I/O	Data Bus	A
ABE1-0/SDQM1-0	О	Byte Enables/ <i>Data Mask</i>	A
AMS3-0	О	Bank Select	A
ARDY	I	Hardware Ready Control	
AOE	О	Output Enable	A
ARE	О	Read Enable	A
AWE	О	Write Enable	A
SRAS	О	SDRAM Row Address Strobe	A
SCAS	О	SDRAM Column Address Strobe	A
SWE	О	SDRAM Write Enable	A
SCKE	О	SDRAM Clock Enable	A
CLKOUT	О	SDRAM Clock Output	В
SA10	О	SDRAM A10 Signal	A
SMS	О	SDRAM Bank Select	А

Table 10. Signal Descriptions (Continued)

Signal Name	Туре	Function	Drive Type ¹
USB 2.0 HS OTG			1
USB_DP	I/O	Data + (This ball should be pulled low when USB is unused or not present.)	F
USB_DM	I/O	Data – (This ball should be pulled low when USB is unused or not present.)	F
USB_XI	I	USB Crystal Input (This ball should be pulled low when USB is unused or not present.)	
USB_XO	0	USB Crystal Output (This ball should be left unconnected when USB is unused or not present.)	F
USB_ID	I	USB OTG mode (This ball should be pulled low when USB is unused or not present.)	
USB_VREF	I	USB voltage reference (Connect to GND through a 0.1 μF capacitor, or leave unconnected if USB is unused or not present.)	
USB_RSET	I	USB resistance set. (This ball should be left unconnected when USB is unused or not present.)	
USB_VBUS	I/O 5V	USB VBUS (USB_VBUS is an output only during initialization of USB OTG session request pulses. Host mode or OTG type A mode require that an external voltage source of 5 V at 8 mA or more—per the OTG specification—be applied to VBUS. Other OTG modes require that this external voltage be disabled. This ball should be pulled low when USB is unused or not present.	F -)
ort F: GPIO and Multiplexed Peripherals			
PF0/PPI D0/DR0PRI /ND_D0A	I/O	GPIO/PPI Data 0/SPORT0 Primary Receive Data /NAND Alternate Data 0	С
PF1/PPI D1/RFS0/ND_D1A	I/O	GPIO/PPI Data 1/SPORT0 Receive Frame Sync /NAND Alternate Data 1	С
PF2/PPI D2/RSCLK0/ND_D2A	I/O	GPIO/PPI Data 2/SPORT0 Receive Serial Clock /NAND Alternate Data 2/Alternate Capture Input 0	D
PF3/PPI D3/DT0PRI/ND_D3A	I/O	GPIO/PPI Data 3/SPORT0 Transmit Primary Data /NAND Alternate Data 3	С
PF4/PPI D4/TFS0/ND_D4A/TACLK0	I/O	GPIO/PPI Data 4/SPORT0 Transmit Frame Sync /NAND Alternate Data 4/Alternate Timer Clock 0	С
PF5/PPI D5/TSCLK0/ND_D5A/TACLK1	I/O	GPIO/PPI Data 5/SPORT0 Transmit Serial Clock /NAND Alternate Data 5/Alternate Timer Clock 1	D
PF6/PPI D6/DT0SEC/ND_D6A/TACI0	I/O	GPIO/PPI Data 6/SPORT0 Transmit Secondary Data /NAND Alternate Data 6/Alternate Capture Input 0	С
PF7/PPI D7/DR0SEC/ND_D7A/TACI1	I/O	GPIO/PPI Data 7/SPORT0 Receive Secondary Data /NAND Alternate Data 7/Alternate Capture Input 1	С
PF8/ <i>PPI D8/DR1PRI</i>	I/O	GPIO/PPI Data 8/SPORT1 Primary Receive Data	C
PF9/ <i>PPI D9/RSCLK1/<mark>SPISEL6</mark></i>	I/O	GPIO/PPI Data 9/SPORT1 Receive Serial Clock/SPI Slave Select 6	D
PF10/ <i>PPI D10/RFS1/<mark>SPISEL7</mark></i>	I/O	GPIO/PPI Data 10/SPORT1 Receive Frame Sync/SPI Slave Select 7	C
PF11/ <i>PPI D11/TFS1/CZM</i>	I/O	GPIO/PPI Data 11/SPORT1 Transmit Frame Sync/Counter Zero Marker	C
PF12/PPI D12/DT1PRI/SPISEL2/CDG	I/O	GPIO/PPI Data 12/SPORT1 Transmit Primary Data/SPI Slave Select 2/Counter Down Gate	С
PF13/PPI D13/TSCLK1/SPISEL3/CUD	I/O	GPIO/PPI Data 13/SPORT1 Transmit Serial Clock/SPI Slave Select 3/Counter Up Direction	D
PF14/PPI D14/DT1SEC/UART1TX	I/O	GPIO/PPI Data 14/SPORT1 Transmit Secondary Data/UART1 Transmit	C
PF15/PPI D15/DR1SEC/UART1RX/TACI3	I/O	GPIO/PPI Data 15/SPORT1 Receive Secondary Data /UART1 Receive /Alternate Capture Input 3	С

Table 10. Signal Descriptions (Continued)

Signal Name	Туре	Function	Driver Type ¹
Port G: GPIO and Multiplexed Peripherals			
PG0/HWAIT	I/O	GPIO/Boot Host Wait ²	C
PG1/SPISS/SPISEL1	I/O	GPIO/SPI Slave Select Input/SPI Slave Select 1	C
PG2/SCK	I/O	GPIO/SPI Clock	D
PG3/MISO/DROSECA	I/O	GPIO/SPI Master In Slave Out/Sport 0 Alternate Receive Data Secondary	C
PG4/MOSI/DT0SECA	I/O	GPIO/SPI Master Out Slave In/Sport 0 Alternate Transmit Data Secondary	C
PG5/TMR1/PPI_FS2	I/O	GPIO/Timer1/PPI Frame Sync2	C
PG6/DT0PRIA/TMR2/PPI_FS3	I/O	GPIO/SPORTO Alternate Primary Transmit Data / Timer2 / PPI Frame Sync3	C
PG7/TMR3/DR0PRIA/UART0TX	I/O	GPIO/Timer3/Sport 0 Alternate Receive Data Primary/UART0 Transmit	C
PG8/TMR4/RFS0A/UARTORX/TACI4	I/O	GPIO/Timer 4/Sport 0 Alternate Receive Clock/Frame Sync /UART0 Receive/Alternate Capture Input 4	С
PG9/TMR5/RSCLK0A/TACI5	I/O	GPIO/Timer5/Sport 0 Alternate Receive Clock /Alternate Capture Input 5	D
PG10/TMR6/TSCLK0A/TACI6	I/O	GPIO/Timer 6 /Sport 0 Alternate Transmit /Alternate Capture Input 6	D
PG11/TMR7/HOST_WR	I/O	GPIO/Timer7/Host DMA Write Enable	C
PG12/DMAR1/UART1TXA/HOST_ACK	I/O	GPIO/DMA Request 1/Alternate UART1 Transmit/Host DMA Acknowledge	C
PG13/DMAR0/UART1RXA/HOST_ADDR/TACI2	I/O	GPIO/DMA Request 0/Alternate UART1 Receive/Host DMA Address/Alternate Capture Input 2	С
PG14/TSCLK0A1/MDC/HOST_RD	I/O	GPIO/SPORTO Alternate 1 Transmit/Ethernet Management Channel Clock /Host DMA Read Enable	D
PG15 ³ /TFS0A/MII PHYINT/RMII MDINT/HOST_CE	I/O	GPIO/SPORTO Alternate Transmit Frame Sync/Ethernet/MII PHY Interrupt/RMII Management Channel Data Interrupt/Host DMA Chip Enable	С
Port H: GPIO and Multiplexed Peripherals			
PH0/ND_D0/MIICRS/RMIICRSDV/HOST_D0	I/O	GPIO/NAND D0/Ethernet MII or RMII Carrier Sense/Host DMA D0	C
PH1/ND_D1/ERxER/HOST_D1	I/O	GPIO/NAND D1/Ethernet MII or RMII Receive Error/Host DMA D1	C
PH2/ND_D2/MDIO/HOST_D2	I/O	GPIO/NAND D2/Ethernet Management Channel Serial Data/Host DMA D2	C
PH3/ND_D3/ETxEN/HOST_D3	I/O	GPIO/NAND D3/Ethernet MII Transmit Enable/Host DMA D3	C
PH4/ND_D4/MIITxCLK/RMIIREF_CLK/HOST_D4	I/O	GPIO/NAND D4/Ethernet MII or RMII Reference Clock/Host D4	C
PH5/ND_D5/ETxD0/HOST_D5	I/O	GPIO/NAND D5/Ethernet MII or RMII Transmit D0/Host DMA D5	C
PH6/ND_D6/ERxD0/HOST_D6	I/O	GPIO/NAND D6/Ethernet MII or RMII Receive D0/Host DMA D6	C
PH7/ND_D7/ETxD1/HOST_D7	I/O	GPIO/NAND D7/Ethernet MII or RMII Transmit D1/Host DMA D7	C
PH8/SPISEL4/ERxD1/HOST_D8/TACLK2	I/O	GPIO/Alternate Capture Input 2/Ethernet MII or RMII Receive D1/Host DMA D8 /SPI Slave Select 4	С
PH9/SPISEL5/ETxD2/HOST_D9/TACLK3	I/O	GPIO/SPI Slave Select 5/Ethernet MII Transmit D2/Host DMA D9 /Alternate Timer Clock 3	С
PH10/ND_CE/ERxD2/HOST_D10	I/O	GPIO/NAND Chip Enable/Ethernet MII Receive D2/Host DMA D10	C
PH11/ND_WE/ETxD3/HOST_D11	I/O	GPIO/NAND Write Enable/Ethernet MII Transmit D3/Host DMA D11	C
PH12/ND_RE/ERxD3/HOST_D12	I/O	GPIO/NAND Read Enable/Ethernet MII Receive D3/Host DMA D12	C
PH13/ND_BUSY/ERxCLK/HOST_D13	I/O	GPIO/NAND Busy/Ethernet MII Receive Clock/Host DMA D13	C
PH14/ND_CLE/ERxDV/HOST_D14	I/O	GPIO/NAND Command Latch Enable/Ethernet MII or RMII Receive Data Valid/ Host DMA D14	С
PH15/ND_ALE/COL/HOST_D15	I/O	GPIO/NAND Address Latch Enable/Ethernet MII Collision/Host DMA Data 15	C

Table 10. Signal Descriptions (Continued)

Signal Name	Туре	Function	Driver Type ¹
Port J: Multiplexed Peripherals			
PJO: PPI_FS1/TMR0	I/O	PPI Frame Sync1/ <i>Timer0</i>	С
PJ1: PPI_CLK/ <i>TMRCLK</i>	I	PPI Clock/Timer Clock	
PJ2: SCL	I/O 5V	TWI Serial Clock (This pin is an open-drain output and requires a pull-up resistor.4)	E
PJ3: SDA	I/O 5V	TWI Serial Data (This pin is an open-drain output and requires a pull-up resistor. ⁴)	E
Real Time Clock			
RTXI	I	RTC Crystal Input (This ball should be pulled low when not used.)	
RTXO	0	RTC Crystal Output	
JTAG Port			
TCK	I	JTAG Clock	
TDO	0	JTAG Serial Data Out	С
TDI	I	JTAG Serial Data In	
TMS	I	JTAG Mode Select	
TRST	I	JTAG Reset (This ball should be pulled low if the JTAG port is not used.)	
EMU	0	Emulation Output	С
Clock			
CLKIN	I	Clock/Crystal Input	
XTAL	0	Crystal Output	
CLKBUF	0	Buffered XTAL Output	С
Mode Controls			
RESET	I	Reset	
NMI	I	Nonmaskable Interrupt (This ball should be pulled high when not used.)	
BMODE3-0	I	Boot Mode Strap 3-0	
ADSP-BF523/ADSP-BF525/ADSP-BF527 Voltage Regulation I/F			
VR _{SEL}	I	Internal/External Voltage Regulator Select	
VR _{OUT} /EXT_WAKE1	0	External FET Drive/Wake up Indication 1	G
EXT_WAKE0	0	Wake up Indication 0	С
SS/ PG	I	Soft Start/Power Good	
ADSP-BF522/ADSP-BF524/ADSP-BF526 Voltage Regulation I/F			
EXT_WAKE1	0	Wake up Indication 1	C
EXT_WAKE0	0	Wake up Indication 0	C
PG	I	Power Good	

Table 10. Signal Descriptions (Continued)

Signal Name	Туре	Function	Driver Type ¹
Power Supplies		ALL SUPPLIES MUST BE POWERED	
		See Operating Conditions for ADSP-BF523/ADSP-BF525/ADSP-BF527 on	
		Page 29,	
		and see Preliminary Operating Conditions for ADSP-BF522/ADSP-BF524/ADSP-BF526 on Page 27.	
V_{DDEXT}	Р	I/O Power Supply	
V_{DDINT}	Р	Internal Power Supply	
V_{DDRTC}	Р	Real Time Clock Power Supply	
V_{DDUSB}	Р	3.3 V USB Phy Power Supply	
V_{DDMEM}	P	MEM Power Supply	
V_{DDOTP}	Р	OTP Power Supply	
V_{PPOTP}	Р	OTP Programming Voltage	
V_{SS}	G	Ground for All Supplies	

 $^{^{\}rm 1}$ See Output Drive Currents on Page 64 for more information about each driver type.

² HWAIT must be pulled high or low to configure polarity. It is driven as an output and toggle during processor boot. See Booting Modes on Page 18.

³ When driven low, this ball can be used to wake up the processor from the hibernate state, either in normal GPIO mode or in Ethernet mode as MII PHYINT. If the ball is used for wake up, enable the feature with the PHYWE bit in the VR_CTL register, and pull-up the ball with a resistor.

 $^{^4\,\}mbox{Consult}$ version 2.1 of the $\mbox{I}^2\mbox{C}$ specification for the proper resistor value.

SPECIFICATIONS

Specifications are subject to change without notice.

PRELIMINARY OPERATING CONDITIONS FOR ADSP-BF522/ADSP-BF524/ADSP-BF526

All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

Parameter		Conditions	Min	Nominal	Max	Unit
V _{DDINT}	Internal Supply Voltage		TBD	TBD	TBD	V
V_{DDEXT}	External Supply Voltage ¹		1.70	1.8, 2.5 or 3.3	3.6	V
V_{DDRTC}	RTC Power Supply Voltage ²		2.25		3.6	V
V_{DDMEM}	MEM Supply Voltage ³		1.70	1.8, 2.5 or 3.3	3.6	V
V_{DDOTP}	OTP Supply Voltage ¹		2.25	2.5	2.75	V
V_{PPOTP}	OTP Programming Voltage					
	For Reads		2.25	2.5	2.75	V
	For Writes ⁴		6.9	7.0	7.1	V
V_{DDUSB}	USB Supply Voltage⁵		3.0	3.3	3.6	V
V_{IH}	High Level Input Voltage ^{6, 7}	$V_{DDEXT}/V_{DDMEM} = 1.90 V$	1.1		3.6	V
V_{IH}	High Level Input Voltage ^{6, 7}	$V_{DDEXT}/V_{DDMEM} = 2.75 \text{ V}$	1.7		3.6	V
V_{IH}	High Level Input Voltage ^{6, 7}	$V_{DDEXT}/V_{DDMEM} = 3.6 \text{ V}$	2.0		3.6	V
V_{IHTWI}	High Level Input Voltage	$V_{DDEXT} = 1.90 \text{ V}/2.75 \text{ V}/3.6 \text{ V}$	0.7 x V _{BUSTWI}		V_{BUSTWI}^{8}	V
V_{IL}	Low Level Input Voltage ^{6, 7}	$V_{DDEXT}/V_{DDMEM} = 1.7 \text{ V}$	-0.3		0.6	V
V_{IL}	Low Level Input Voltage ^{6, 7}	$V_{DDEXT}/V_{DDMEM} = 2.25 V$	-0.3		0.7	V
V_{IL}	Low Level Input Voltage ^{6, 7}	$V_{DDEXT}/V_{DDMEM} = 3.0 \text{ V}$	-0.3		0.8	V
V_{ILTWI}	Low Level Input Voltage	$V_{DDEXT} = minimum$	-0.3		$0.3 \times V_{BUSTWI}^{9}$	V
T_J	Junction Temperature	289-Ball CSP_BGA	0		+105	°C
		$@ T_{AMBIENT} = 0^{\circ}C \text{ to } +70^{\circ}C$				
T_{J}	Junction Temperature	208-Ball CSP_BGA	0		+105	°C
		$@T_{AMBIENT} = 0^{\circ}C \text{ to } +70^{\circ}C$				
T_{J}	Junction Temperature	208-Ball CSP_BGA	-40		+105	°C
		@ $T_{AMBIENT} = -40^{\circ}C$ to $+85^{\circ}C$				

¹ Must remain powered (even if the associated function is not used).

 $^{^{2}\,\}text{If not used, power with }V_{\text{DDEXT}}.$

 $^{^{3}} Balls that use \ V_{DDMEM} are \ DATA15-0, ADDR19-1, \overline{ABE1-0}, \overline{ARE}, \overline{AWE}, \overline{AOE}, \overline{AMS3-0}, ARDY, SA10, \overline{SWE}, \overline{SCAS}, CLKOUT, \overline{SRAS}, \overline{SMS}, SCKE. These balls are not tolerant to voltages higher than \ V_{DDMEM}.$

⁴ The V_{PPOTP} voltage for writes must only be applied when programming OTP memory. There is a finite amount of cumulative time that this voltage may be applied (dependent on voltage and junction temperature) over the lifetime of the part. Please see Table 27 on Page 36 for details.

When not using the USB peripheral on the ADSP-BF524/ADSP-BF526 or terminating V_{DDUSB} on the ADSP-BF522, V_{DDUSB} must be powered by V_{DDEXT}.

⁶ Bidirectional balls (PF15–0, PG15–0, PH15–0) and input balls (RTXI, TCK, TDI, TMS, \overline{TRST} , CLKIN, \overline{REST} , \overline{NMI} , and BMODE3–0) of the ADSP-BF52x processors are 3.3 V tolerant (always accept up to 3.6 V maximum V_{IH}). Voltage compliance (on outputs, V_{OH}) is limited by the V_{DDEXT} supply voltage.

⁷ Parameter value applies to all input and bidirectional balls, except USB_DP, USB_DM, USB_VBUS, SDA, and SCL.

⁸ The V_{IHTWI} min and max value vary with the selection in the TWI_DT field of the NONGPIO_DRIVE register. See V_{BUSTWI} min and max values in Table 11.

⁹ SDA and SCL are pulled up to V_{BUSTWI}. See Table 11.

Table 11 shows settings for TWI_DT in the NONGPIO_DRIVE register. Set this register prior to using the TWI port.

Table 11. TWI_DT Field Selections and $V_{\text{DDEXT}} / V_{\text{BUSTWI}}$

TWI_DT	V _{DDEXT} Nominal	V _{BUSTWI} Minimum	V _{BUSTWI} Nominal	V _{BUSTWI} Maximum	Unit
000 (default) ¹	3.3	2.97	3.3	3.63	V
001	1.8	1.7	1.8	1.98	V
010	2.5	2.97	3.3	3.63	V
011	1.8	2.97	3.3	3.63	V
100	3.3	4.5	5	5.5	V
101	1.8	2.25	2.5	2.75	V
110	2.5	2.25	2.5	2.75	V
111 (reserved)	_	_	_	_	_

 $^{^{1}} Designs \ must \ comply \ with \ the \ V_{\texttt{DDEXT}} \ and \ V_{\texttt{BUSTWI}} \ voltages \ specified \ for \ the \ default \ TWI_DT \ setting \ for \ correct \ JTAG \ boundary \ scan \ operation \ during \ reset.$

ADSP-BF522/ADSP-BF524/ADSP-BF526 Clock Related Operating Conditions

Table 12 describes the core clock timing requirements for the ADSP-BF522/ADSP-BF524/ADSP-BF526 processors. Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock and system clock (see Table 14). Table 13 describes phase-locked loop operating conditions.

Table 12. Core Clock (CCLK) Requirements, All Instruction Rates—ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors 1,2

Parameter		Maximum	Unit
f_{CCLK}	Core Clock Frequency ($V_{DDINT} = TBD^3 V$ minimum)	400 ⁴	MHz
f_{CCLK}	Core Clock Frequency ($V_{DDINT} = TBD^3 V$ minimum)	350	MHz
f_{CCLK}	Core Clock Frequency ($V_{DDINT} = TBD^3 V$ minimum)	300	MHz
f_{CCLK}	Core Clock Frequency (V _{DDINT} = TBD V minimum)	TBD	MHz
f_{CCLK}	Core Clock Frequency (V _{DDINT} = TBD V minimum)	TBD	MHz

 $^{^1}$ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are perliminary and subect to change.

Table 13. Phase-Locked Loop Operating Conditions—ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors

Parameter		Minimum	Maximum	Unit
f_{VCO}	Voltage Controlled Oscillator (VCO) Frequency	70	Instruction Rate ¹	MHz

¹ See the Ordering Guide on Page 80.

Table 14. Maximum SCLK Conditions—ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors¹

Parameter		V _{DDEXT} / V _{DDMEM} = 1.8 V /2.5 V /3.3 V Nominal	Unit
f _{SCLK}	CLKOUT/SCLK Frequency $(V_{DDINT} \ge TBD V)^2$	80	MHz
$f_{\scriptscriptstyle SCLK}$	CLKOUT/SCLK Frequency (V _{DDINT} < TBD V)	TBD	MHz

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are perliminary and subect to change.

² See the Ordering Guide on Page 80.

³ For preliminary data, please contact Analog Devices.

 $^{^4}$ Applies only to 400 MHz instruction rate only. See the Ordering Guide on Page 80.

² f_{SCIK} must be less than or equal to f_{CCIK} and is subject to additional restrictions for SDRAM interface operation. See Table 35 on Page 44.

OPERATING CONDITIONS FOR ADSP-BF523/ADSP-BF525/ADSP-BF527

Parameter		Conditions	Min	Nominal	Max	Unit
V _{DDINT}	Internal Supply Voltage ¹	Nonautomotive models ²	0.95		1.26	V
V_{DDINT}	Internal Supply Voltage ¹	Automotive 533 MHz models ³	1.093	1.15	1.26	V
V_{DDINT}	Internal Supply Voltage ¹	Automotive 400 MHz models ³	1.045	1.10	1.20	V
V_{DDEXT}	External Supply Voltage ^{4,5}	Nonautomotive models, Internal Voltage Regulator Disabled	1.70	1.8, 2.5 or 3.3	3.6	V
V_{DDEXT}	External Supply Voltage ^{4,5}	Nonautomotive models, Internal Voltage Regulator Enabled	2.25	2.5 or 3.3	3.6	V
V_{DDEXT}	External Supply Voltage ^{4, 5}	Automotive models	2.7	3.3	3.6	V
V_{DDRTC}	RTC Power Supply Voltage ⁶	Nonautomotive models	2.25		3.6	V
V_{DDRTC}	RTC Power Supply Voltage ⁶	Automotive models	2.7	3.3	3.6	V
V_{DDMEM}	MEM Supply Voltage ^{4, 7}	Nonautomotive models	1.70	1.8, 2.5 or 3.3	3.6	V
V_{DDMEM}	MEM Supply Voltage ^{4, 7}	Automotive models	2.7	3.3	3.6	V
V_{DDOTP}	OTP Supply Voltage ⁴		2.25	2.5	2.75	V
V_{PPOTP}	OTP Programming Voltage ⁴		2.25	2.5	2.75	V
V_{DDUSB}	USB Supply Voltage ⁸		3.0	3.3	3.6	V
V_{IH}	High Level Input Voltage9, 10	$V_{DDEXT}/V_{DDMEM} = 1.90 V$	1.1		3.6	V
V_{IH}	High Level Input Voltage9, 10	$V_{DDEXT}/V_{DDMEM} = 2.75 \text{ V}$	1.7		3.6	V
V_{IH}	High Level Input Voltage9, 10	$V_{DDEXT}/V_{DDMEM} = 3.6 \text{ V}$	2.0		3.6	V
V_{IHTWI}	High Level Input Voltage	$V_{DDEXT} = 1.90 \text{ V}/2.75 \text{ V}/3.6 \text{ V}$	0.7 x V _{BUSTWI}		V_{BUSTWI}^{11}	V
V_{IL}	Low Level Input Voltage ^{9, 10}	$V_{DDEXT}/V_{DDMEM} = 1.7 \text{ V}$	-0.3		0.6	V
V_{IL}	Low Level Input Voltage ^{9, 10}	$V_{DDEXT}/V_{DDMEM} = 2.25 V$	-0.3		0.7	V
V_{IL}	Low Level Input Voltage ^{9, 10}	$V_{DDEXT}/V_{DDMEM} = 3.0 \text{ V}$	-0.3		0.8	V
V_{ILTWI}	Low Level Input Voltage	$V_{DDEXT} = minimum$	-0.3		$0.3 \times V_{BUSTWI}^{12}$	V
T _J	Junction Temperature	289-Ball CSP_BGA @ T _{AMBIENT} = 0°C to +70°C	0		+105	°C
T _J	Junction Temperature	208-Ball CSP_BGA @ T _{AMBIENT} = 0°C to +70°C	0		+105	°C
T _J	Junction Temperature	208-Ball CSP_BGA @ $T_{AMBIENT} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-40		+105	°C

 $^{^{1}}$ The voltage regulator can generate V_{DDINT} at levels of 1.00 V to 1.20 V with -5% to +5% tolerance when VRCTL is programmed with the bfrom_SysControl() API. This specification is only guaranteed when the API is used.

² See Ordering Guide on Page 80.

³ See Automotive Products on Page 79.

⁴ Must remain powered (even if the associated function is not used).

 $^{^5\,}V_{\rm DDEXT}$ is the supply to the voltage regulator and GPIO.

 $^{^6\,} If$ not used, power with $V_{\text{DDEXT}}.$

 $^{^{7}\}text{Balls that use V}_{\text{DDMEM}} \text{ are DATA15-0, ADDR19-1, } \overline{ABE1-0, \overline{ARE, \overline{AWE, \overline{AOE}, \overline{AMS3-0}}}, ARDY, SA10, \overline{SWE, \overline{SCAS}}, CLKOUT, \overline{SRAS}, \overline{SMS}, SCKE. These balls are not tolerant to voltages higher than V}_{\text{DDMEM}}.$

 $^{^8}$ When not using the USB peripheral on the ADSP-BF525/ADSP-BF527 or terminating V_{DDUSB} on the ADSP-BF523, V_{DDUSB} must be powered by V_{DDEXT} .

⁹ Bidirectional balls (PF15–0, PG15–0, PH15–0) and input balls (RTXI, TCK, TDI, TMS, TRST, CLKIN, RESET, NMI, and BMODE3–0) of the ADSP-BF52x processors are 3.3 V tolerant (always accept up to 3.6 V maximum V_{IH}). Voltage compliance (on outputs, V_{OH}) is limited by the V_{DDEXT} supply voltage.

¹⁰Parameter value applies to all input and bidirectional balls, except USB_DP, USB_DM, USB_VBUS, SDA, and SCL.

 $^{^{11}} The\ V_{IHTWI}\ min\ and\ max\ value\ vary\ with\ the\ selection\ in\ the\ TWI_DT\ field\ of\ the\ NONGPIO_DRIVE\ register.\ See\ V_{BUSTWI}\ min\ and\ max\ values\ in\ Table\ 11\ on\ Page\ 28.$

 $^{^{12}\}mbox{SDA}$ and SCL are pulled up to $\mbox{V}_{\mbox{\scriptsize BUSTWI}}.$ See Table 11 on Page 28.

ADSP-BF523/ADSP-BF525/ADSP-BF527 Clock Related Operating Conditions

Table 15 describes the core clock timing requirements for the ADSP-BF523/ADSP-BF525/ADSP-BF527 processors. Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock and system clock (see Table 17). Table 16 describes phase-locked loop operating conditions.

Use the nominal voltage setting (Table 15) for internal and external regulators.

Table 15. Core Clock (CCLK) Requirements, All Instruction Rates—ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors¹

Parameter		Nominal Voltage Setting	Max	Unit
f _{CCLK}	Core Clock Frequency $(V_{DDINT} = 1.14 \text{ V minimum})^2$	1.20 V	600	MHz
f_{CCLK}	Core Clock Frequency $(V_{DDINT} = 1.093 \text{ V minimum})^3$	1.15 V	533	MHz
f_{CCLK}	Core Clock Frequency ($V_{DDINT} = 0.95 \text{ V minimum}$)	1.0 V	400	MHz

¹See the Ordering Guide on Page 80.

Table 16. Phase-Locked Loop Operating Conditions—ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors

Parameter		Minimum	Maximum	Unit
f_{VCO}	Voltage Controlled Oscillator (VCO) Frequency (Commercial/Industrial Models)	60	Instruction Rate ¹	MHz
	Voltage Controlled Oscillator (VCO) Frequency (Automotive Models)	70	Instruction Rate ¹	MHz

¹See the Ordering Guide on Page 80.

Table 17. Maximum SCLK Conditions—ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors

Parameter		V _{DDEXT} /V _{DDMEM} = 1.8 V Nominal ¹	V _{DDEXT} /V _{DDMEM} = 2.5 V/3.3 V Nominal	Unit
f _{SCLK}	CLKOUT/SCLK Frequency (V _{DDINT} ≥ 1.14 V) ²	100	133 ³	MHz
f_{SCLK}	CLKOUT/SCLK Frequency (V _{DDINT} < 1.14 V) ²	100	100	MHz

 $^{^1}$ If either V_{DDEXT} or V_{DDMEM} are operating at 1.8V nominal, f_{SCLK} is constrained to 100MHz.

² Applies only to 600 MHz instruction rates. See the Ordering Guide on Page 80.

³ Applies only to 533 MHz and 600 MHz instruction rates. See the Ordering Guide on Page 80.

² f_{SCLK} must be less than or equal to f_{CCLK} and is subject to additional restrictions for SDRAM interface operation. See Table 35 on Page 44.

³ Rounded number. Actual test specification is SCLK period of 7.5 ns. See Table 35 on Page 44.

ELECTRICAL CHARACTERISTICS

Table 18. Common Electrical Characteristics For All ADSP-BF52x Processors

Parameter		Test Conditions	Min	Typical	Max	Unit
V _{OH}	High Level Output Voltage	$V_{DDEXT}/V_{DDMEM} = 1.7 \text{ V},$ $I_{OH} = -0.5 \text{ mA}$	1.35			V
V_{OH}	High Level Output Voltage	$V_{DDEXT}/V_{DDMEM} = 2.25 \text{ V},$ $I_{OH} = -0.5 \text{ mA}$	2.0			V
V_{OH}	High Level Output Voltage	$V_{DDEXT}/V_{DDMEM} = 3.0 \text{ V},$ $I_{OH} = -0.5 \text{ mA}$	2.4			V
V_{OL}	Low Level Output Voltage	$V_{DDEXT}/V_{DDMEM} = 1.7/2.25/3.0 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$			0.4	V
I _{IH}	High Level Input Current ¹	$V_{DDEXT}/V_{DDMEM} = 3.6 \text{ V},$ $V_{IN} = 3.6 \text{ V}$			10.0	μΑ
I _{IL}	Low Level Input Current ¹	$V_{DDEXT}/V_{DDMEM} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}$			10.0	μΑ
I _{IHP}	High Level Input Current JTAG ²	$V_{DDEXT} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V}$			75.0	μΑ
I _{OZH}	Three-State Leakage Current ³	$V_{DDEXT}/V_{DDMEM} = 3.6 \text{ V},$ $V_{IN} = 3.6 \text{ V}$			10.0	μΑ
I _{OZHTWI}	Three-State Leakage Current ⁴	$V_{DDEXT} = 3.0 \text{ V}, V_{IN} = 5.5 \text{ V}$			10.0	μΑ
I _{OZL}	Three-State Leakage Current ³	$V_{DDEXT}/V_{DDMEM} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}$			10.0	μΑ
C _{IN}	Input Capacitance ^{5,6}	$f_{IN} = 1 \text{ MHz}, T_{AMBIENT} = 25^{\circ}\text{C},$ $V_{IN} = 2.5 \text{ V}$		5	8	pF
C_{INTWI}	Input Capacitance ^{4,6}	$f_{IN} = 1 \text{ MHz}, T_{AMBIENT} = 25^{\circ}\text{C},$ $V_{IN} = 2.5 \text{ V}$			15	pF

¹ Applies to input balls.
² Applies to JTAG input balls (TCK, TDI, TMS, TRST).
³ Applies to three-statable balls.
⁴ Applies to bidirectional balls SCL and SDA.
⁵ Applies to all signal balls, except SCL and SDA.

⁶Guaranteed, but not tested.

Table 19. Preliminary Electrical Characteristics For ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors¹

Parameter		Test Conditions	Min	Typical	Max	Unit
I _{DDDEEPSLEEP} ²	V _{DDINT} Current in Deep Sleep Mode	$V_{DDINT} = 1.0 \text{ V}, f_{CCLK} = 0 \text{ MHz}, \\ f_{SCLK} = 0 \text{ MHz}, T_{J} = 25^{\circ}\text{C}, \\ ASF = 0.00$		TBD		mA
I _{DDSLEEP}	V _{DDINT} Current in Sleep Mode	$V_{DDINT} = 1.0 \text{ V, } f_{SCLK} = 25 \text{ MHz,} $ $T_{J} = 25^{\circ}\text{C}$		TBD		mA
I _{DD-IDLE}	V _{DDINT} Current in Idle	$V_{DDINT} = 1.0 \text{ V, } f_{CCLK} = 50 \text{ MHz,}$ $T_J = 25^{\circ}\text{C, ASF} = 0.44$		TBD		mA
I _{DD-TYP}	V _{DDINT} Current	$V_{DDINT} = 1.0 \text{ V, } f_{CCLK} = 400 \text{ MHz,}$ $T_{J} = 25^{\circ}\text{C, ASF} = 1.00$		TBD		mA
I _{DD-TYP}	V _{DDINT} Current	$V_{DDINT} = 1.15 \text{ V}, f_{CCLK} = 533 \text{ MHz}, \\ T_{J} = 25^{\circ}\text{C}, \text{ ASF} = 1.00$		TBD		mA
I _{DD-TYP}	V _{DDINT} Current	$V_{DDINT} = 1.2 \text{ V, } f_{CCLK} = 600 \text{ MHz,}$ $T_J = 25^{\circ}\text{C, ASF} = 1.00$		TBD		mA
I _{DDHIBERNATE} ^{2, 3}	Hibernate State Current	$\begin{split} &V_{DDEXT}\!=\!V_{DDMEM}\!=\!V_{DDRTC}\!=\\ &V_{DDUSB}=3.30\ V,\\ &V_{DDOTP}\!=\!V_{PPOTP}\!=\!2.5\ V,\\ &T_{J}\!=25^{\circ}\text{C},\text{CLKIN}=0\ \text{MHz}\\ &\text{with voltage regulator off}\\ &(V_{DDINT}\!=\!0\ V) \end{split}$		TBD		μА
I _{DDRTC}	V _{DDRTC} Current	$V_{DDRTC} = 3.3 \text{ V, T}_{J} = 25^{\circ}\text{C}$		TBD		μΑ
I _{DDUSB-FS}	V _{DDUSB} Current in Full/Low Speed Mode	V _{DDUSB} = 3.3 V, T _J = 25°C, Full Speed USB Transmit		TBD		mA
I _{DDUSB-HS}	V_{DDUSB} Current in High Speed Mode	$V_{DDUSB} = 3.3 \text{ V}, T_J = 25^{\circ}\text{C}, High Speed USB Transmit}$		TBD		mA
I _{DDSLEEP} ^{2, 4}	V_{DDINIT} Current in Sleep Mode	$f_{CCLK} = 0 \text{ MHz}, f_{SCLK} > 0 \text{ MHz}$			Table 22 + $(TBD \times V_{DDINT} \times f_{SCLK})^5$	mA ⁵
I _{DDDEEPSLEEP} 2, 4	V_{DDINT} Current in Deep Sleep Mode	$f_{CCLK} = 0 MHz, f_{SCLK} = 0 MHz$			Table 22	mA
I _{DDINT} ^{4, 6}	V _{DDINT} Current	$f_{CCLK} > 0 \text{ MHz}, f_{SCLK} \ge 0 \text{ MHz}$			Table 22 + (Table 23 \times ASF) + (TBD \times V _{DDINT} \times f _{SCLK})	mA
I _{DDOTP}	V _{DDOTP} Current	$V_{DDOTP} = 2.5 \text{ V}, T_J = 25^{\circ}\text{C},$ OTP Memory Read		2		mA
I _{DDOTP}	V _{DDOTP} Current	V _{DDOTP} = 2.5 V, T _J = 25°C, OTP Memory Write		2		mA
I _{PPOTP}	V _{PPOTP} Current	$V_{PPOTP} = 2.5 \text{ V}, T_J = 25^{\circ}\text{C},$ OTP Memory Read		100		μΑ
I _{PPOTP}	V _{PPOTP} Current	V_{PPOTP} = see Table 27, T_J = 25°C, OTP Memory Write		3		mA

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

 $^{^2 \,} See \, the \, ADSP-BF52x \, Black fin \, Processor \, Hardware \, Reference \, Manual \, for \, definition \, of \, sleep, \, deep \, sleep, \, and \, hibernate \, operating \, modes.$

 $^{^3}$ Includes current on $\rm V_{DDEXT}, \rm V_{DDUSB}, \rm V_{DDMEM}, \rm V_{DDOTP},$ and $\rm V_{PPOTP}$ supplies. Clock inputs are tied high or low.

⁴ Guaranteed maximum specifications.

 $^{^5}$ Unit for V_{DDINT} is V (Volts). Unit for f_{SCLK} is MHz. Example: TBD V, TBD MHz would be TBD x TBD x TBD = TBD mA adder.

 $^{^6}$ See Table 21 for the list of I_{DDINT} power vectors covered.

Table 20. Electrical Characteristics For ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors

Parameter		Test Conditions	Min	Typical	Max	Unit
I _{DDDEEPSLEEP} 1	V _{DDINT} Current in Deep Sleep Mode	$\begin{split} &V_{DDINT}=1.0 \text{ V, } f_{CCLK}=0 \text{ MHz,} \\ &f_{SCLK}=0 \text{ MHz, } T_J=25^{\circ}\text{C,} \\ &ASF=0.00 \end{split}$		10		mA
I _{DDSLEEP}	V _{DDINT} Current in Sleep Mode	$V_{DDINT} = 1.0 \text{ V}, f_{SCLK} = 25 \text{ MHz},$ $T_J = 25^{\circ}\text{C}$		15		mA
I _{DD-IDLE}	V _{DDINT} Current in Idle	$V_{DDINT} = 1.0 \text{ V}, f_{CCLK} = 50 \text{ MHz},$ $T_J = 25^{\circ}\text{C}, \text{ASF} = 0.44$		49		mA
I _{DD-TYP}	V _{DDINT} Current	$V_{DDINT} = 1.0 \text{ V}, f_{CCLK} = 400 \text{ MHz}, $ $T_J = 25$ °C, ASF = 1.00		98		mA
I _{DD-TYP}	V _{DDINT} Current	$V_{DDINT} = 1.15 \text{ V, } f_{CCLK} = 533$ MHz, $T_J = 25^{\circ}\text{C, ASF} = 1.00$		149		mA
I _{DD-TYP}	V _{DDINT} Current	$V_{DDINT} = 1.2 \text{ V, } f_{CCLK} = 600 \text{ MHz,}$ $T_J = 25^{\circ}\text{C, ASF} = 1.00$		176		mA
I _{DDHIBERNATE} ^{2, 2}	Hibernate State Current	$\begin{aligned} &V_{DDEXT}\!=\!V_{DDMEM}\!=\!V_{DDRTC}\!=\\ &V_{DDUSB}=3.30\ V,\\ &V_{DDOTP}\!=\!V_{PPOTP}\!=\!2.5\ V,\\ &T_{J}\!=\!25^{\circ}\text{C, CLKIN}=0\ \text{MHz}\\ &\text{with voltage regulator off}\\ &(V_{DDINT}\!=\!0\ V) \end{aligned}$		40		μА
I _{DDRTC}	V _{DDRTC} Current	$V_{DDRTC} = 3.3 \text{ V, } T_{J} = 25^{\circ}\text{C}$		20		μΑ
I _{DDUSB-FS}	V_{DDUSB} Current in Full/Low Speed Mode	$V_{DDUSB} = 3.3 \text{ V}, T_J = 25^{\circ}\text{C},$ Full Speed USB Transmit		9		mA
I _{DDUSB-HS}	V_{DDUSB} Current in High Speed Mode	$V_{DDUSB} = 3.3 \text{ V}, T_J = 25^{\circ}\text{C},$ High Speed USB Transmit		25		mA
I _{DDSLEEP} ^{2, 3}	V_{DDINT} Current in Sleep Mode	$f_{CCLK} = 0 \text{ MHz}, f_{SCLK} > 0 \text{ MHz}$			Table 24 + $(0.61 \times V_{DDINT} \times f_{SCLK})^5$	mA ⁴
I _{DDDEEPSLEEP} ^{2, 4}	V_{DDINT} Current in Deep Sleep Mode	$f_{CCLK} = 0 \text{ MHz}, f_{SCLK} = 0 \text{ MHz}$			Table 24	mA
I _{DDINT} ^{4, 5}	V _{DDINT} Current	$f_{CCLK} > 0 \text{ MHz}, f_{SCLK} \ge 0 \text{ MHz}$			$\begin{aligned} & \textbf{Table 24 +} \\ & \textbf{(Table 25 \times ASF) +} \\ & \textbf{(0.61 \times V_{DDINT} \times} \\ & \textbf{f}_{SCLK} \end{aligned}$	mA
I _{DDOTP}	V _{DDOTP} Current	$V_{DDOTP} = 2.5 \text{ V}, T_J = 25^{\circ}\text{C},$ OTP Memory Read		1		mA
I _{DDOTP}	V _{DDOTP} Current	$V_{DDOTP} = 2.5 \text{ V}, T_J = 25^{\circ}\text{C},$ OTP Memory Write		25		mA
I _{PPOTP}	V _{PPOTP} Current	V _{PPOTP} = 2.5 V, T _J = 25°C, OTP Memory Read		0		mA
I_{PPOTP}	V _{PPOTP} Current	V _{PPOTP} = 2.5 V, T _J = 25°C, OTP Memory Write		0		mA

 $^{^1}$ See the ADSP-BF52x Blackfin Processor Hardware Reference Manual for definition of sleep, deep sleep, and hibernate operating modes.

 $^{^2} Includes \ current \ on \ V_{DDEXT}, \ V_{DDUSB}, \ V_{DDMEM}, \ V_{DDOTP}, \ and \ V_{PPOTP} \ supplies. \ Clock \ inputs \ are \ tied \ high \ or \ low.$

³ Guaranteed maximum specifications.

 $^{^4}$ Unit for V_{DDINT} is V (Volts). Unit for f_{SCLK} is MHz. Example: 1.2 V, 75 MHz would be 0.61 x 1.2 x 75 = 54.9 mA adder.

 $^{^5}$ See Table 21 for the list of $I_{\rm DDINT}$ power vectors covered.

Total Power Dissipation

Total power dissipation has two components:

- 1. Static, including leakage current
- 2. Dynamic, due to transistor switching characteristics

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. Electrical Characteristics on Page 31 shows the current dissipation for internal circuitry (V_{DDINT}). $I_{DDDEEPSLEEP}$ specifies static power dissipation as a function of voltage (V_{DDINT}) and temperature (see Table 22 or Table 24), and I_{DDINT} specifies the total power specification for the listed test conditions, including the dynamic component as a function of voltage (V_{DDINT}) and frequency (Table 23 or Table 25).

There are two parts to the dynamic component. The first part is due to transistor switching in the core clock (CCLK) domain. This part is subject to an Activity Scaling Factor (ASF) which represents application code running on the processor core and L1 memories (Table 21).

The ASF is combined with the CCLK Frequency and $V_{\rm DDINT}$ dependent data in Table 23 or Table 25 to calculate this part. The second part is due to transistor switching in the system clock (SCLK) domain, which is included in the $I_{\rm DDINT}$ specification equation.

Table 21. Activity Scaling Factors (ASF)¹

I _{DDINT} Power Vector	Activity Scaling Factor (ASF)
I _{DD-PEAK}	1.29
I _{DD-HIGH}	1.26
I _{DD-TYP}	1.00
I _{DD-APP}	0.88
I _{DD-NOP}	0.72
I _{DD-IDLE}	0.44

¹ See *Estimating Power for ASDP-BF534/BF536/BF537 Blackfin Processors* (*EE-297*). The power vector information also applies to the ADSP-BF52x processors.

Table 22. Preliminary ADSP-BF522/ADSP-BF524/ADSP-BF526 Static Current — I_{DD-DEEPSLEEP} (mA)¹

	Voltage (V _{DDINT}) ²									
T _J (°C) ²	TBD V	TBD V	TBD V	TBD V	TBD V	TBD V	TBD V	TBD V		
-40	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
-20	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
25	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
40	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
55	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
70	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
85	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
100	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
105	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

Table 23. Preliminary ADSP-BF522/ADSP-BF524/ADSP-BF526 Dynamic Current in CCLK Domain (mA, with ASF = 1.0)^{1,2}

f _{CCLK}	Voltage (V _{DDINT}) ³									
(MHz) ³	TBD V	TBD V	TBD V	TBD V	TBD V	TBD V	TBD V	TBD V		
400	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
300	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
200	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
100	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

² Valid temperature and voltage ranges are model-specific. See Preliminary Operating Conditions for ADSP-BF522/ADSP-BF524/ADSP-BF526 on Page 27.

²The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of Electrical Characteristics on Page 31.

³ Valid frequency and voltage ranges are model-specific. See Preliminary Operating Conditions for ADSP-BF522/ADSP-BF524/ADSP-BF526 on Page 27.

Table 24. ADSP-BF523/ADSP-BF525/ADSP-BF527 Static Current — $I_{DD\text{-}DEEPSLEEP}$ (mA)

	Voltage (V _{DDINT}) ¹									
T _J (°C) ¹	0.95 V	1.00 V	1.05 V	1.10 V	1.15 V	1.20 V	1.25 V	1.30 V		
-40	6.5	7.8	9.3	11.1	13.1	15.4	18.0	21.0		
-20	9.0	10.6	12.4	14.6	17.0	19.8	22.9	26.4		
0	13.2	15.2	17.7	20.4	23.5	27.0	30.9	35.3		
25	22.3	25.4	28.9	32.8	37.2	42.1	47.6	53.7		
40	30.8	34.8	39.2	44.1	49.6	55.7	62.5	70.0		
55	42.9	47.9	53.6	59.9	66.9	74.6	83.2	92.6		
70	59.1	65.6	72.9	80.8	89.7	99.4	110.2	122.0		
85	80.4	88.6	97.9	107.8	119.2	131.5	145.1	159.8		
100	109.3	118.7	130.5	143.2	157.4	172.8	189.7	208.1		
105	120.8	132.1	144.7	158.8	174.2	190.9	209.3	229.2		
115	144.4	157.5	172.3	188.4	206.0	225.3	246.4	269.2		
125	173.9	189.1	206.4	224.9	245.4	267.8	292.2	318.7		

¹ Valid temperature and voltage ranges are model-specific. See Operating Conditions for ADSP-BF523/ADSP-BF525/ADSP-BF527 on Page 29.

Table 25. ADSP-BF523/ADSP-BF525/ADSP-BF527 Dynamic Current in CCLK Domain (mA, with ASF = 1.0)¹

f _{CCLK}	Voltage (V _{DDINT}) ²									
$(MHz)^2$	0.95 V	1.00 V	1.05 V	1.10 V	1.15 V	1.20 V	1.25 V	1.30 V		
600	n/a	n/a	n/a	n/a	130.4	137.6	145.1	152.5		
533	n/a	n/a	n/a	110.3	116.7	123.3	129.8	136.4		
500	n/a	n/a	97.3	103.1	109.1	115.0	121.3	127.7		
400	69.8	74.3	78.9	83.6	88.5	93.5	98.6	103.9		
300	53.4	56.9	60.4	64.1	68.0	71.8	75.8	80.0		
200	36.9	39.4	41.9	44.6	47.4	50.1	53.0	56.0		
100	20.5	22.0	23.6	25.3	27.0	28.8	30.6	32.5		

¹The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of Electrical Characteristics on Page 31.

 $^{^2} Valid \ frequency \ and \ voltage \ ranges \ are \ model-specific. \ See \ Operating \ Conditions \ for \ ADSP-BF523/ADSP-BF525/ADSP-BF527 \ on \ Page \ 29.$

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in the table may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Rating
Internal Supply Voltage (V _{DDINT}) for ADSP-BF523/ADSP-BF525/ADSP-BF527 processors	-0.3 V to +1.26 V
Preliminary Internal Supply Voltage (V _{DDINT}) for ADSP-BF522/ADSP-BF524/ADSP-BF526 processors ¹	TBD V to TBD V
External (I/O) Supply Voltage (V_{DDEXT}/V_{DDMEM})	-0.3 V to +3.8 V
Input Voltage ^{2, 3}	-0.5 V to +3.6 V
Input Voltage ^{2, 3, 4}	-0.5 V to +5.5 V
Input Voltage ^{2,3,5}	−0.5 V to +5.25 V
Output Voltage Swing	-0.5 V to $V_{DDEXT}/V_{DDMEM}+0.5 \text{ V}$
I _{OH} /I _{OL} Current per Pin Group ⁶	80 mA (max)
Storage Temperature Range	−65°C to +150°C
Junction Temperature Underbias	+110°C

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

Table 26. Maximum Duty Cycle for Input Transient Voltage¹

V _{IN} Min (V)	V _{IN} Max (V) ²	Maximum Duty Cycle
-0.50	+3.80	100 %
-0.70	+4.00	40%
-0.80	+4.10	25%
-0.90	+4.20	15%
-1.00	+4.30	10%

 $^{^1}$ Applies to all signal balls with the exception of CLKIN, XTAL, VR $_{\rm OUT}/$ EXT_WAKE1.

When programming OTP memory on the ADSP-BF522/ ADSP-BF524/ADSP-BF526 processors, the VPPOTP ball must be set to the write value specified in the Preliminary Operating Conditions for ADSP-BF522/ADSP-BF524/ADSP-BF526 on Page 27. There is a finite amount of cumulative time that the write voltage may be applied (dependent on voltage and junction temperature) to VPPOTP over the lifetime of the part.

Therefore, maximum OTP memory programming time for the ADSP-BF522/ADSP-BF524/ADSP-BF526 processors is shown in Table 27. The ADSP-BF523/ADSP-BF525/ADSP-BF527 processors do not have a similar restriction.

Table 27. Preliminary Maximum OTP Memory Programming Time for ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors¹

	Temperature (T _J)			
V _{PPOTP} Voltage (V)	25°C	85°C	110°C	125°C
6.9	TBD sec	TBD sec	TBD sec	TBD sec
7.0	2400 sec	TBD sec	TBD sec	TBD sec
7.1	1000 sec	TBD sec	TBD sec	TBD sec

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

The Absolute Maximum Ratings table specifies the maximum total source/sink ($I_{\rm OH}/I_{\rm OL}$) current for a group of pins. Permanent damage can occur if this value is exceeded. To understand this specification, if pins PH4, PH3, PH2, PH1, and PH0 from group 1 in the Total Current Pin Groups table, each were sourcing or sinking 2 mA each, the total current for those pins would be 10 mA. This would allow up to 70 mA total that could be sourced or sunk by the remaining pins in the group without damaging the device. For a list of all groups and their pins, see the Total Current Pin Groups table. Note that the $V_{\rm OL}$ and $V_{\rm OL}$ specifications have separate per-pin maximum current requirements, see the Preliminary Electrical Characteristics For ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors and Electrical Characteristics For ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors tables.

Table 28. Total Current Pin Groups

Group	Pins in Group
1	PH4, PH3, PH2, PH1, PH0, PF15, PF14, PF13
2	PF12, SDA, SCL, PF11, PF10, PF9, PF8, PF7
3	PF6, PF5, PF4, PF3, PF2, PF1, PF0, PPI_FS1
4	PPI_CLK, PG15, PG14, PG13, PG12, PG11, PG10, PG9
5	PG8, PG7, PG6, PG5, PG4, BMODE3, BMODE2, BMODE1
6	BMODE0, PG3, PG2, PG1, PG0, TDI, TDO, EMU,
7	TCK, TRST, TMS,
8	DATA15, DATA14, DATA13, DATA12, DATA11, DATA10
9	DATA9, DATA8, DATA7, DATA6, DATA5, DATA4
10	DATA3, , DATA2, , DATA1, , DATA0, ADDR19, ADDR18
11	ADDR17, ADDR16, ADDR15, ADDR14, ADDR13
12	ADDR12, ADDR11, ADDR10, ADDR9, ADDR8, ADDR7
13	ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1
14	ABE1, ABEO, SA10, SWE, SCAS, SRAS
15	SMS, SCKE, ARDY, AWE, ARE, AOE
16	AMS3, AMS2, AMS1, AMS0, CLKOUT

² Applies to 100% transient duty cycle. For other duty cycles see Table 26.

 $^{^3}$ Applies only when V_{DDEXT} is within specifications. When V_{DDEXT} is outside specifications, the range is V_{DDEXT} $\pm 0.2~V.$

⁴ Applies to balls SCL and SDA.

⁵ Applies to balls USB_DP, USB_DM, and USB_VBUS.

⁶ For more information, see description preceding Table 28.

² Only one of the listed options can apply to a particular design.

ESD SENSITIVITY



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PACKAGE INFORMATION

The information presented in Figure 8 and Table 29 provides details about the package branding for the ADSP-BF52x processors. For a complete listing of product availability, see Ordering Guide on Page 80.



Figure 8. Product Information on Package

Table 29. Package Brand Information

Brand Key	Field Description
ADSP-BF52x	Product Name ¹
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Designation
ccc	See Ordering Guide
VVVVV.X	Assembly Lot Code
n.n	Silicon Revision
yyww	Date Code

 $^{^{\}rm 1}{\rm See}$ product names in the Ordering Guide on Page 80.

TIMING SPECIFICATIONS

All direct and implied specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

Clock and Reset Timing

Table 30 and Figure 9 describe clock and reset operations. Per the CCLK and SCLK timing specifications in Table 12 to Table 17, combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of the processor's maximum instruction rate.

Table 30. Clock and Reset Timing

Parameter		Min	Max	Unit
Timing Requi	irements			
f_{CKIN}	CLKIN Frequency (Commercial/Industrial Models) 1,2,3,4	12	50	MHz
	CLKIN Frequency (Automotive Models) 1, 2, 3, 4	14	50	MHz
t _{CKINL}	CLKIN Low Pulse ¹	10		ns
t _{CKINH}	CLKIN High Pulse ¹	10		ns
t _{WRST}	RESET Asserted Pulse Width Low⁵	$11 \times t_{CKIN}$		ns
Switching Ch	aracteristic			
t _{BUFDLAY}	CLKIN to CLKBUF Delay		10	ns

¹ Applies to PLL bypass mode and PLL nonbypass mode.

⁵ Applies after power-up sequence is complete. See Table 31 and Figure 10 for power-up reset timing.




Figure 9. Clock and Reset Timing

Table 31. Power-Up Reset Timing

Paramete	r	Min	Max	Unit
Timing Red t _{RST_IN_PWR}	quirements $\overline{\text{RESET}}$ Deasserted after the V_{DDINT} , V_{DDEXT} , V_{DDINS} , V_{DDINSB} , V_{DDMEM} , V_{DDOTP} , and CLKIN Pins are Stable and Within Specification	3500 × t _{CKIN}		μs

² Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed f_{VCO}, f_{CCLK}, and f_{sCLK} settings discussed in Table 12 on Page 28 through Table 14 on Page 28 and Table 15 on Page 30 through Table 17 on Page 30.

 $^{^3}$ The t_{CKIN} period (see Figure 9) equals $1/f_{CKIN}$.

⁴ If the DF bit in the PLL_CTL register is set, the minimum f_{CKIN} specification is 24 MHz for commercial/industrial models and 28 MHz for automotive models.




Figure 10. Power-Up Reset Timing

Asynchronous Memory Read Cycle Timing

Table 32. Asynchronous Memory Read Cycle Timing

		Vı	_{DDMEM} = 1.8 V	V _{DDN}	_{1EM} = 2.5/3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Requ	irements					
t _{SDAT}	DATA15-0 Setup Before CLKOUT	2.1		2.1		ns
t_{HDAT}	DATA15-0 Hold After CLKOUT	0.9		0.8		ns
t _{SARDY}	ARDY Setup Before CLKOUT	4.0		4.0		ns
t _{HARDY}	ARDY Hold After CLKOUT	0.2		0.2		ns
Switching Ch	naracteristics					
t_{DO}	Output Delay After CLKOUT ¹		6.0		6.0	ns
t_{HO}	Output Hold After CLKOUT 1	0.8		0.8		ns

 $^{^{1}}$ Output balls include $\overline{AMS3-0}$, $\overline{ABE1-0}$, ADDR19-1, \overline{AOE} , \overline{ARE} .




Figure 11. Asynchronous Memory Read Cycle Timing

Asynchronous Memory Write Cycle Timing

Table 33. Asynchronous Memory Write Cycle Timing

		Vı	_{DDMEM} = 1.8 V	V _{DDN}	$V_{DDMEM} = 2.5/3.3 V$			
Parameter		Min	Max	Min	Max	Unit		
Timing Requ	irements							
t _{SARDY}	ARDY Setup Before CLKOUT	4.0		4.0		ns		
t _{HARDY}	ARDY Hold After CLKOUT	0.2		0.2		ns		
Switching Cl	haracteristics							
t_{DDAT}	DATA15-0 Disable After CLKOUT		6.0		6.0	ns		
t _{ENDAT}	DATA15-0 Enable After CLKOUT	0.0		0.0		ns		
t_DO	Output Delay After CLKOUT ¹		6.0		6.0	ns		
t _{HO}	Output Hold After CLKOUT 1	0.8		0.8		ns		

 $^{^{1}}$ Output balls include $\overline{AMS3-0}$, $\overline{ABE1-0}$, ADDR19-1, DATA15-0, \overline{AOE} , \overline{AWE} .




Figure 12. Asynchronous Memory Write Cycle Timing

NAND Flash Controller Interface Timing

Table 34 and Figure 13 on Page 41 through Figure 17 on Page 43 describe NAND Flash Controller Interface operations.

Table 34. NAND Flash Controller Interface Timing

Parameter		Min Max	Unit
Write Cycle	2		
Switching C	haracteristics		
t_{CWL}	ND_CE Setup Time to AWE Low	$1.0 \times t_{SCLK} - 4$	ns
t_CH	ND_CE Hold Time From AWE High	$3.0 \times t_{SCLK} - 4$	ns
t_{CLEWL}	ND_CLE Setup Time to AWE Low	0.0	ns
t_{CLH}	ND_CLE Hold Time From AWE high	$2.5 \times t_{SCLK} - 4$	ns
t _{ALEWL}	ND_ALE Setup Time to AWE Low	0.0	ns
t _{ALH}	ND_ALE Hold Time From AWE High	$2.5 \times t_{SCLK} - 4$	ns
t_{WP}^{-1}	AWE Low to AWE high	$(WR_DLY +1.0) \times t_{SCLK} -4$	ns
t_{WHWL}	AWE High to AWE Low	4.0 ¥ t _{SCLK} – 4	ns
t_{WC}^{1}	AWE Low to AWE Low	$(WR_DLY +5.0) \times t_{SCLK} -4$	ns
t_{DWS}^{-1}	Data Setup Time for a Write Access	$(WR_DLY +1.5) \times t_{SCLK} -4$	ns
t_{DWH}	Data Hold Time for a Write Access	$2.5 \times t_{SCLK} - 4$	ns
Read Cycle			
Switching C	haracteristics		
t_{CRL}	ND_CE Setup Time to ARE Low	$1.0 \times t_{SCLK} - 4$	ns
t_{CRH}	ND_CE Hold Time From ARE High	$3.0 \times t_{SCLK} - 4$	ns
t_{RP}^{-1}	ARE Low to ARE High	$(RD_DLY +1.0) \times t_{SCLK} - 4$	ns
t_{RHRL}	ARE High to ARE Low	$4.0 \times t_{SCLK} - 4$	ns
t_{RC}^{-1}	ARE Low to ARE Low	$(RD_DLY +5.0) \times t_{SCLK} - 4$	ns
Timing Requ	uirements		
t_{DRS}	Data Setup Time for a Read Transaction	8.0 ²	ns
t _{DRH}	Data Hold Time for a Read Transaction	0.0	ns
Write Follo	wed by Read		
Switching C	haracteristics		
t _{WHRL}	AWE High to ARE Low	$5.0 \times t_{SCLK} - 4$	ns

 $^{^1 \, \}mathrm{WR_DLY}$ and RD_DLY are defined in the NFC_CTL register.

² The only parameter that differs from 1.8V to 2.5/3.3V operation is t_{DRS}, which is 8.0ns at 2.5/3.3V and is 11ns at 1.8V.




Figure 13. NAND Flash Controller Interface Timing — Command Write Cycle




Figure 14. NAND Flash Controller Interface Timing — Address Write Cycle




Figure 15. NAND Flash Controller Interface Timing — Data Write Operation




Figure 16. NAND Flash Controller Interface Timing — Data Read Operation




Figure 17. NAND Flash Controller Interface Timing — Write Followed by Read Operation


SDRAM Interface Timing

Table 35. SDRAM Interface Timing

			ADSP-BF522/ ADSP-BF524/ ADSP-BF526 ¹					ADSP-BF523/ ADSP-BF525/ ADSP-BF527			
			_{мем} = .8 V		_{омем} = /3.3 V		_{мем} = .8 V		_{мем} = /3.3 V		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Timing Requi	rements										
t _{SSDAT}	Data Setup Before CLKOUT	1.5		1.5		1.5		1.5		ns	
t _{HSDAT}	Data Hold After CLKOUT	0.8		8.0		1.0		8.0		ns	
Switching Ch	aracteristics										
t _{SCLK}	CLKOUT Period ²	12.5		12.5		10		7.5		ns	
t _{SCLKH}	CLKOUT Width High	2.5		2.5		2.5		2.5		ns	
t _{SCLKL}	CLKOUT Width Low	2.5		2.5		2.5		2.5		ns	
t_{DCAD}	Command, Address, Data Delay After CLKOUT ³		4.4		4.4		4.0		4.0	ns	
t_{HCAD}	Command, Address, Data Hold After CLKOUT ³	1.0		1.0		1.0		1.0		ns	
t _{DSDAT}	Data Disable After CLKOUT		5.0		5.0		5.0		4.0	ns	
t _{ENSDAT}	Data Enable After CLKOUT	0.0		0.0		0.0		0.0		ns	

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

³ Command balls include: SRAS, SCAS, SWE, SDQM, SMS, SA10, SCKE.



NOTE: COMMAND = \overline{SRAS} , \overline{SCAS} , \overline{SWE} , SDQM, \overline{SMS} , SA10, SCKE.

Figure 18. SDRAM Interface Timing

²The t_{SCLK} value is the inverse of the f_{SCLK} specification discussed in Table 14 and Table 17. Package type and reduced supply voltages affect the best-case values listed here.

External DMA Request Timing

Table 36 and Figure 19 describe the External DMA Request operations.

Table 36. External DMA Request Timing

		V _{DDEXT} /	$V_{\text{DDMEM}} = 1.8 \text{ V}^1$	V_{DDEXT}/V_{D}		
Parameter		Min	Max	Min	Max	Unit
Timing Param	eters					
t_{DR}	DMARx Asserted to CLKOUT High Setup	8.0		6.0		ns
t_{DH}	CLKOUT High to DMARx Deasserted Hold Time	0.0		0.0		ns
t _{DMARACT}	DMARx Active Pulse Width	$1.0 \times t_{SCLK}$		$1.0 \times t_{SCLK}$		ns
t _{DMARINACT}	DMARx Inactive Pulse Width	$1.75 \times t_{SCL}$.K	$1.75 \times t_{SCLK}$		ns

 $^{^1}$ Because the external DMA control pins are part of the V_{DDEXT} power domain and the CLKOUT signal is part of the V_{DDMEM} power domain, systems in which V_{DDEXT} and V_{DDMEM} are NOT equal may require level shifting logic for correct operation.




Figure 19. External DMA Request Timing

Parallel Peripheral Interface Timing

Table 37 and Figure 20 on Page 46, Figure 24 on Page 49, and Figure 26 on Page 51 describe parallel peripheral interface operations.

Table 37. Parallel Peripheral Interface Timing

			ADSP ADSP ADSP	ADSP-BF523/ ADSP-BF525/ ADSP-BF527						
			.8 V		_{DEXT} = /3.3 V		_{DEXT} = .8 V	_	_{DEXT} = /3.3 V	
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing Requi	rements									
t _{PCLKW}	PPI_CLK Width ²	6.4		6.4		6.0		6.0		ns
t _{PCLK}	PPI_CLK Period ²	25.0		25.0		15.0		15.0		ns
Timing Requi	rements - GP Input and Frame Capture Modes									
t _{SFSPE}	External Frame Sync Setup Before PPI_CLK (Nonsampling Edge for Rx, Sampling Edge for Tx)	6.7		6.7		6.7		6.7		ns
t _{HFSPE}	External Frame Sync Hold After PPI_CLK	1.0		1.0		1.0		1.0		ns
t _{SDRPE}	Receive Data Setup Before PPI_CLK	3.5		3.5		3.5		3.5		ns
t _{HDRPE}	Receive Data Hold After PPI_CLK	2.0		1.6		2.3		1.9		ns
Switching Ch	aracteristics - GP Output and Frame Capture Modes									
t _{DFSPE}	Internal Frame Sync Delay After PPI_CLK		8.8		8.8		8.0		8.0	ns
t _{HOFSPE}	Internal Frame Sync Hold After PPI_CLK	1.7		1.7		1.7		1.7		ns
t _{DDTPE}	Transmit Data Delay After PPI_CLK		8.8		8.8		8.0		8.0	ns
t _{HDTPE}	Transmit Data Hold After PPI_CLK	2.3		1.9		2.3		1.9		ns

 $^{^1}$ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

² PPI_CLK frequency cannot exceed f_{SCLK}/2




Figure 20. PPI GP Rx Mode with External Frame Sync Timing




Figure 21. PPI GP Tx Mode with External Frame Sync Timing




Figure 22. PPI GP Rx Mode with Internal Frame Sync Timing




Figure 23. PPI GP Tx Mode with Internal Frame Sync Timing

Serial Ports

Table 38 through Table 41 on Page 51 and Figure 24 on Page 49 through Figure 26 on Page 51 describe serial port operations.

Table 38. Serial Ports—External Clock

		Αſ	DSP-BF522 ADSP	/ADSP-I -BF526 ¹		AI				
		V _{DDE}	V _{DDEXT} = 1.8 V		V _{DDEXT} = 2.5/3.3 V		V _{DDEXT} =1.8 V		$V_{DDEXT} = 2.5/3.3 \text{ V}$	
Paramet	er	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing Re	equirements									
t _{SFSE}	TFSx/RFSx Setup Before TSCLKx/RSCLKx ²	3.0		3.0		3.0		3.0		ns
t_{HFSE}	TFSx/RFSx Hold After TSCLKx/RSCLKx ²	3.0		3.0		3.0		3.0		ns
t_{SDRE}	Receive Data Setup Before RSCLKx ²	3.0		3.0		3.0		3.0		ns
t_{HDRE}	Receive Data Hold After RSCLKx ²	3.6		3.6		3.5		3.0		ns
t _{SCLKEW}	TSCLKx/RSCLKx Width	5.4		5.4		7.0		4.5		ns
t _{SCLKE}	TSCLKx/RSCLKx Period	18.0		18.0		20.0		15.0		ns
Switching	Characteristics									
t _{DFSE}	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ³		12.0		12.0		10.0		10.0	ns
t _{HOFSE}	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ²	0.0		0.0		0.0		0.0		ns
t _{DDTE}	Transmit Data Delay After TSCLKx ²		12.0		12.0		10.0		10.0	ns
t _{HDTE}	Transmit Data Hold After TSCLKx ²	0.0		0.0		0.0		0.0		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

² Referenced to sample edge.


³ Referenced to drive edge.

Table 39. Serial Ports—Internal Clock


		ADSP-BF522/ADSP-BF524/ ADSP-BF526 ¹					ADSP-BF523/ADSP-BF525/ ADSP-BF527				
		V _{DDE}	_{XT} =1.8 V	V _{DDEXT} = 2.5/3.3 V		V _{DDEXT} = 1.8 V		V _{DDEXT} =2.5/3.3 V			
Paramet	Parameter		Max	Min	Max	Min	Max	Min	Max	Unit	
Timing Re	equirements										
t_{SFSI}	TFSx/RFSx Setup Before TSCLKx/RSCLKx ²	11.3		11.3		11.0		9.6		ns	
t _{HFSI}	TFSx/RFSx Hold After TSCLKx/RSCLKx ²	-1.5		-1.5		-1.5		-1.5		ns	
t_{SDRI}	Receive Data Setup Before RSCLKx ²	11.3		11.3		11.0		9.6		ns	
t_{HDRI}	Receive Data Hold After RSCLKx ²	-1.5		-1.5		-1.5		-1.5		ns	
Switching	g Characteristics										
t _{SCLKIW}	TSCLKx/RSCLKx Width	5.4		5.4		4.5		4.5		ns	
t _{SCLKI}	TSCLKx/RSCLKx Period	18.0		18.0		20.0		15.0		ns	
t _{DFSI}	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ³		3.0		3.0		3.0		3.0	ns	
t _{HOFSI}	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) ²	-4.0		-4.0		-1.0		-1.0		ns	
t_{DDTI}	Transmit Data Delay After TSCLKx ²		3.0		3.0		3.0		3.0	ns	
t _{HDTI}	Transmit Data Hold After TSCLKx ²	-1.8		-1.8		-1.8		-1.5		ns	

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

³ Referenced to drive edge.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RSCLKX OR TSCLKX CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RSCLKX OR TSCLKX CAN BE USED AS THE ACTIVE SAMPLING EDGE.

Figure 24. Serial Ports

² Referenced to sample edge.

Table 40. Serial Ports—Enable and Three-State

		ADSP-BF522/ADSP-BF524/ ADSP-BF526 ¹					ADSP-BF523/ADSP-BF525/ ADSP-BF527			
		V _{DDEXT} = 1.8 V		V _{DDEXT} = 2.5/3.3 V		V _{DDEXT} = 1.8 V		V _{DDEXT} = 2.5/3.3 V		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Switching Cha	aracteristics									
t _{DTENE}	Data Enable Delay from External TSCLKx ²	0.0		0.0		0.0		0.0		ns
t _{DDTTE}	Data Disable Delay from External TSCLKx ²		10.0		10.0		t _{SCLK} +1		$t_{SCLK}+1$	ns
t _{DTENI}	Data Enable Delay from Internal TSCLKx ²	-2.0		-2.0		-2.0		-2.0		ns
t _{DDTTI}	Data Disable Delay from Internal TSCLKx ²		3.0		3.0		t _{SCLK} +1		$t_{SCLK}+1$	ns

 $^{^{1}\,}All\ specifications\ and\ references\ to\ ADSP-BF522/ADSP-BF524/ADSP-BF526\ Blackfin\ processors\ are\ preliminary\ and\ subject\ to\ change.$

² Referenced to drive edge.





Figure 25. Serial Ports — Enable and Three-State

Table 41. Serial Ports — External Late Frame Sync

			ADSP- ADSP- ADSP-	BF524	!/		ADSP- ADSP- ADSP		/	
			V _{DDEXT} = V _{DDEXT} = 1.8 V 2.5/3.3 V			V _{DDEXT} = 1.8 V		_{DEXT} = /3.3 V		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Switching Cha	aracteristics									
t _{DDTLFSE}	Data Delay from Late External TFSx or External RFSx in multi-channel mode with MFD = $0^{2,3}$		10.0		10.0		12.0		10.0	ns
t _{DTENLFSE}	Data Enable from External RFSx in multi-channel mode with MFD = $0^{2,3}$	0.0		0.0		0.0		0.0		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

EXTERNAL RFSx IN MULTI-CHANNEL MODE WITH MCE = 1



LATE EXTERNAL TFSx




Figure 26. Serial Ports — External Late Frame Sync

² When in multi-channel mode, TFSx enable and TFSx valid follow t_{DTENLFSE} and t_{DDTLFSE}.

 $^{^{3}} If \ external \ RFSx/TFSx \ setup \ to \ RSCLKx/TSCLKx > t_{SCLKE}/2 \ then \ t_{DDTTE/I} \ and \ t_{DTENE/I} \ apply, \ otherwise \ t_{DDTLESE} \ and \ t_{DTENLESE} \ apply.$

Serial Peripheral Interface (SPI) Port—Master Timing

Table 42 and Figure 27 describe SPI port master operations.

Table 42. Serial Peripheral Interface (SPI) Port—Master Timing

		ADSP		/ADSP-BF524 -BF526 ¹	/	ADSP-		/ADSP-BF525 -BF527	/	
		V _{DDEXT} = 1	.8 V	V _{DDEXT} = 2.5	/3.3 V	V _{DDEXT} = 1	.8 V	V _{DDEXT} = 2.5	/3.3 V	
Parame	eter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing F	Requirements									
t _{SSPIDM}	Data Input Valid to SCK Edge (Data Input Setup)	11.6		11.6		11.6		9.6		ns
t _{HSPIDM}	SCK Sampling Edge to Data Input Invalid	-1.5		-1.5		-1.5		-1.5		ns
Switchin	ng Characteristics									
t_{SDSCIM}	SPISELx low to First SCK Edge	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
t_{SPICHM}	Serial Clock High Period	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
t_{SPICLM}	Serial Clock Low Period	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
t_{SPICLK}	Serial Clock Period	$4 \times t_{SCLK} - 1.5$		$4 \times t_{SCLK} - 1.5$		$4 \times t_{SCLK} - 1.5$		$4 \times t_{SCLK} - 1.5$		ns
t_{HDSM}	Last SCK Edge to SPISELx High	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
t_{SPITDM}	Sequential Transfer Delay	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
t _{DDSPIDM}	SCK Edge to Data Out Valid (Data Out Delay)		6		6		6		6	ns
t _{HDSPIDM}	SCK Edge to Data Out Invalid (Data Out Hold)	-1.0		-1.0		-1.0		-1.0		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.




Figure 27. Serial Peripheral Interface (SPI) Port—Master Timing

Serial Peripheral Interface (SPI) Port—Slave Timing

Table 43 and Figure 28 describe SPI port slave operations.

Table 43. Serial Peripheral Interface (SPI) Port—Slave Timing

		ADSP		/ADSP-BF52 -BF526 ¹	24/	ADSP-		/ADSP-BF52 P-BF527	25/	
		V _{DDEXT} =	1.8 V	$V_{DDEXT} = 2.$	5/3.3 V	V _{DDEXT} =	1.8 V	$V_{DDEXT} = 2.$	5/3.3 V	
Parame	eter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing	Requirements									
t_{SPICHS}	Serial Clock High Period	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1$.	5	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1.5$	5	ns
t_{SPICLS}	Serial Clock Low Period	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1$.	5	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1.5$	5	ns
t_{SPICLK}	Serial Clock Period	4×		4×		4×		4×		ns
		t _{SCLK} – 1.5		$t_{SCLK} - 1.5$		t _{SCLK} – 1.5		t _{SCLK} – 1.5		
t_{HDS}	Last SCK Edge to SPISS Not Asserted	$2 \times t_{SCLK} - 1.5$	5	$2\times t_{SCLK}-1$.	5	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1.5$	5	ns
t_{SPITDS}	Sequential Transfer Delay	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1$.	5	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1.5$	5	ns
t_{SDSCI}	SPISS Assertion to First SCK Edge	$2 \times t_{SCLK} - 1.5$	5	$2 \times t_{SCLK} - 1$.	5	$2 \times t_{SCLK} - 1.5$	5	2×t _{SCLK} - 1.5	5	ns
t _{SSPID}	Data Input Valid to SCK Edge (Data Input Setup)	1.6		1.6		1.6		1.6		ns
t _{HSPID}	SCK Sampling Edge to Data Input Invalid	1.6		1.6		1.6		1.6		ns
Switchii	ng Characteristics									
t _{DSOE}	SPISS Assertion to Data Out Active	0	12.0	0	12.0	0	12.0	0	10.3	ns
t _{DSDHI}	SPISS Deassertion to Data High Impedance	0	8.5	0	8.5	0	8.5	0	8	ns
t_{DDSPID}	SCK Edge to Data Out Valid (Data Out Delay)		10		10		10		10	ns
t _{HDSPID}	SCK Edge to Data Out Invalid (Data Out Hold)	0		0		0		0		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.




Figure 28. Serial Peripheral Interface (SPI) Port—Slave Timing

Universal Serial Bus (USB) On-The-Go—Receive and Transmit Timing

Table 44 describes the USB On-The-Go receive and transmit operations.

Table 44. USB On-The-Go—Receive and Transmit Timing

			ADSP-BF522/ ADSP-BF524/ ADSP-BF526 ¹				ADSP-BF523/ ADSP-BF525/ ADSP-BF527			
			V _{DDEXT} = V _{DI} 1.8 V 2.5				_{DEXT} = .8 V	V _{DDEXT} = 2.5/3.3 V		
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing Requi	irements									
f_{USBS}	USB_XI Frequency	9	33.3	9	33.3	9	33.3	9	33.3	MHz
FS _{USB}	USB_XI Clock Frequency Stability	-50	50	-50	50	-50	50	-50	50	ppm

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing

Figure 29 describes the UART ports receive and transmit operations. The maximum baud rate is SCLK/16. There is some latency between the generation of internal UART interrupts

and the external data operations. These latencies are negligible at the data transmission rates for the UART.




Figure 29. UART Ports—Receive and Transmit Timing

General-Purpose Port Timing

Table 45 and Figure 30 describe general-purpose port operations.

Table 45. General-Purpose Port Timing

		ADS	P-BF522 ADSP-	/ADSP- BF526 ¹		ADSP-BF523/ADSP-BF525/ ADSP-BF527				
					_{DEXT} = /3.3 V	_	_{DEXT} = .8 V		_{DEXT} = /3.3 V	
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing Requir	ement									
t _{WFI} Switching Cha	·	t _{SCLK} + 1		t _{SCLK} +	1	t _{SCLK} +	1	t _{SCLK} + 1		ns
t_{GPOD}	General-Purpose Port Ball Output Delay from CLKOUT Low	0	9.66	0	9.66	0	8.2	0	6.5	ns

 $^{^1}All\ specifications\ and\ references\ to\ ADSP-BF522/ADSP-BF524/ADSP-BF526\ Blackfin\ processors\ are\ preliminary\ and\ subject\ to\ change.$




Figure 30. General-Purpose Port Timing

Timer Cycle Timing

Table 46 and Figure 31 describe timer expired operations. The input signal is asynchronous in "width capture mode" and "external clock mode" and has an absolute maximum input frequency of $(f_{SCLK}/2)$ MHz.

Table 46. Timer Cycle Timing

		ADSP-	BF522/ADSP-	BF524/ <i>P</i>	DSP-BF526 ¹	ADSP	-BF523/ADSP	-BF525/A	DSP-BF527	
		V _{DDE}	_{XT} = 1.8 V	V _{DDEX}	_T = 2.5/3.3 V	V _{DD}	_{EXT} = 1.8 V	V _{DDEX1}	_r = 2.5/3.3 V	
Param	eter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing	Characteristics									
t _{WL}	Timer Pulse Width Input Low (Measured In SCLK Cycles) ²	t _{SCLK}		t _{SCLK}		t _{SCLK}		t _{SCLK}		ns
t _{WH}	Timer Pulse Width Input High (Measured In SCLK Cycles) ²	t _{SCLK}		t _{SCLK}		t _{SCLK}		t _{SCLK}		ns
t _{TIS}	Timer Input Setup Time Before CLKOUT Low ³	5		5		8.1		6.2		ns
t _{TIH}	Timer Input Hold Time After CLKOUT Low ³	-2		-2		-2		-2		ns
Switchi	ing Characteristics									
t _{HTO}	Timer Pulse Width Output (Measured In SCLK Cycles)		(2 ³² –1)t _{SCLK}	t _{SCLK}	$(2^{32}-1)t_{SCLK}$	t _{SCLK} -1	$(2^{32}-1)t_{SCLK}$	t _{SCLK} -1	(2 ³² –1)t _{SCLK}	ns
t _{TOD}	Timer Output Update Delay After CLKOUT High		8.1		8.1		6		6	ns

 $^{^{1}} All\ specifications\ and\ references\ to\ ADSP-BF522/ADSP-BF524/ADSP-BF526\ Blackfin\ processors\ are\ preliminary\ and\ subject\ to\ change.$

³ Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize programmable flag inputs.




Figure 31. Timer Cycle Timing

² The minimum pulse widths apply for TMRx signals in width capture and external clock modes. They also apply to the PF15 or PPI_CLK signals in PWM output mode.

Timer Clock Timing

Table 47 and Figure 32 describe timer clock timing.

Table 47. Timer Clock Timing

			$_{\rm DDEXT} = 1.8 \text{ V}$	V _{DD}	$V_{DDEXT} = 2.5/3.3 \text{ V}$		
Parameter	•	Min	Max	Min	Max	Unit	
Switching C	Characteristic						
t_{TODP}	Timer Output Update Delay After PPI_CLK High		12.0		12.0	ns	




Figure 32. Timer Clock Timing

Up/Down Counter/Rotary Encoder Timing

Table 48. Up/Down Counter/Rotary Encoder Timing

		$V_{DDEXT} = 1.8 V$		V _{DDE}	$V_{DDEXT} = 2.5/3.3 \text{ V}$		
Parameter		Min	Max	Min	Max	Unit	
Timing Requi	irements						
t _{WCOUNT}	Up/Down Counter/Rotary Encoder Input Pulse Width	t _{SCLK} + 1		t _{SCLK} + 1		ns	
t_{CIS}	Counter Input Setup Time Before CLKOUT Low ¹	4.0		4.0		ns	
t_{CIH}	Counter Input Hold Time After CLKOUT Low1	4.0		4.0		ns	

¹ Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize counter inputs.




Figure 33. Up/Down Counter/Rotary Encoder Timing

HOSTDP A/C Timing- Host Read Cycle

Table 49 describe the HOSTDP A/C Host Read Cycle timing requirements.

Table 49. Host Read Cycle Timing Requirements

		AD	SP-BF522 ADSP-	/ADSP-BF! BF526, ¹	524/	AD	SP-BF523 ADSP	/ADSP-BF5 -BF527	525/	
		V _{DDEXT}	= 1.8 V	V _{DDEXT} =	2.5/3.3 V	V _{DDEXT}	= 1.8 V	V _{DDEXT} =	2.5/3.3 V	
Parame	ter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing R	Requirements									
t _{SADRDL}	HOST_ADDR and HOST_CE Setup before HOST_RD falling edge	4		4		4		4		ns
t _{HADRDH}	HOST_ADDR and HOST_CE Hold after HOST_RD rising edge	2.5		2.5		2.5		2.5		ns
t _{RDWL}	HOST_RD pulse width low (ACK mode)	t _{DRDYRDL} + t _{RDYPRD} + t _{DRDHRDY}		ns						
t_{RDWL}	HOST_RD pulse width low (INT mode)	$1.5 \times t_{SCLK} + 8.7$		ns						
t _{RDWH}	HOST_RD pulse width high or time between HOST_RD rising edge and HOST_WR falling edge			$2 \times t_{SCLK}$		$2 \times t_{SCLK}$		$2 \times t_{SCLK}$		ns
$t_{DRDHRDY}$	HOST_RD rising edge delay after HOST_ACK rising edge (ACK mode)	0		0		0		0		ns
Switchin	g Characteristics									
t _{SDATRDY}	Data valid prior HOST_ACK rising edge (ACK mode)	4.5		3.5		4.5		3.5		ns
$t_{DRDYRDL}$	Host_ACK assertion delay after HOST_RD/HOST_CE (ACK mode)		$1.5 \times t_{SCLK}$	ns						
t_{RDYPRD}	HOST_ACK low pulse-width for Read access (ACK mode)		NM^2		NM ²		NM^2		NM ²	ns
t _{DDARWH}	Data disable after HOST_RD		9.0		9.0		9.0		9.0	ns
t _{ACC}	Data valid after HOST_RD falling edge (INT mode)		$1.5 \times t_{SCLK}$	ns						
t _{HDARWH}	Data hold after HOST_RD rising edge	1.0		1.0		1.0		1.0		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

² NM (Not Measured) — This parameter is not measured, because the time for which HOST_ACK is low is system design dependent.




Figure 34. HOSTDP A/C- Host Read Cycle

HOSTDP A/C Timing- Host Write Cycle

Table 50 describes the HOSTDP A/C Host Write Cycle timing requirements.

Table 50. Host Write Cycle Timing Requirements

		AD	SP-BF522 ADSP-	/ADSP-BF BF526 ¹	524/	А	DSP-BF523 ADSP	/ADSP-BF! -BF527	525/	
		V _{DDEXT}	= 1.8 V	V _{DDEXT} =	2.5/3.3 V	V _{DDE})	_{(T} = 1.8 V	V _{DDEXT} =	2.5/3.3 V	
Parame	ter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Timing F	Requirements									
t_{SADWRL}	HOST_ADDR/HOST_CE Setup before HOST_WR falling edge	4		4		4		4		ns
t _{HADWRH}	HOST_ADDR/HOST_CE Hold after HOST_WR rising edge	2.5		2.5		2.5		2.5		ns
t_{WRWL}	HOST_WR pulse width low (ACK mode)	t _{DRDYWRL} +		t _{DRDYWRL} +		t _{DRDYWRL} -	-	t _{DRDYWRL} +		ns
	(ACK Mode)	t _{RDYPRD} + t _{DWRHRDY}		t _{RDYPRD} + t _{DWRHRDY}		$t_{RDYPRD} + t_{DWRHRDY}$		$t_{RDYPRD} + t_{DWRHRDY}$		
	HOST_WR pulse width low	$1.5 \times t_{SCLK}$		$1.5 \times t_{SCLK}$		$1.5 \times t_{SCL}$	K	$1.5 \times t_{SCLK}$		ns
	(INT mode)	+ 8.7		+ 8.7		+ 8.7		+ 8.7		
t_{WRWH}	HOST_WR pulse width high	$2 \times t_{SCLK}$		$2 \times t_{SCLK}$		$2 \times t_{SCLK}$		$2 \times t_{SCLK}$		ns
	or time between HOST_WR									
	rising edge and HOST_RD									
	falling edge									
t_{DWRHRDY}	HOST_WR rising edge delay	0		0		0		0		ns
	after HOST_ACK rising edge									
	(ACK mode)									
t_{HDATWH}	Data Hold after HOST_WR	2.5		2.5		2.5		2.5		ns
	rising edge									
t _{SDATWH}	Data Setup before HOST_WR	2.5		2.5		2.5		2.5		ns
C ! & . L. !	rising edge									
	ng Characteristics		45.		4 = .		4 = .		45.	
$t_{DRDYWRL}$	HOST_ACK low delay after		$1.5 \times t_{SCLK}$		$1.5 \times t_{SCLK}$		$1.5 \times t_{SCLK}$		$1.5 \times t_{SCLK}$	ns
	HOST_WR/HOST_CE asserted (ACK mode)									
			NM^2		NM^2		NM^2		NM^2	nc
t _{RDYPWR}	HOST_ACK low pulse-width for Write access (ACK mode)		INIVI		INIVI		INIVI		INIVI	ns

 $^{^1}$ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

 $^{^2}$ NM (Not Measured) — This parameter is not measured, because the time for which HOST_ACK is low is system design dependent.




Figure 35. HOSTDP A/C- Host Write Cycle

10/100 Ethernet MAC Controller Timing

Table 51 through Table 56 and Figure 36 through Figure 41 describe the 10/100 Ethernet MAC Controller operations.

Table 51. 10/100 Ethernet MAC Controller Timing: MII Receive Signal

		V _{DDEXT}	= 1.8 V	V _{DDEXT} =	2.5/3.3 V	
Parameter ¹		Min	Max	Min	Max	Unit
t _{ERXCLKF}	ERxCLK Frequency (f _{SCLK} = SCLK Frequency)	None	25 + 1% f _{SCLK} + 1%	None	25 + 1% f _{SCLK} + 1%	MHz
t _{ERXCLKW}	ERxCLK Width $(t_{ERxCLK} = ERxCLK Period)$	t _{ERxCLK} x 40%	$t_{\text{ERxCLK}} x 60\%$	t _{ERxCLK} x 35%	t _{ERxCLK} x 65%	ns
t _{ERXCLKIS}	Rx Input Valid to ERxCLK Rising Edge (Data In Setup)	7.5		7.5		ns
t _{ERXCLKIH}	ERxCLK Rising Edge to Rx Input Invalid (Data In Hold)	7.5		7.5		ns

¹ MII inputs synchronous to ERxCLK are ERxD3–0, ERxDV, and ERxER.

Table 52. 10/100 Ethernet MAC Controller Timing: MII Transmit Signal

		V _{DDEXT}	= 1.8 V	V _{DDEXT} =	2.5/3.3 V	
Parameter ¹		Min	Max	Min	Max	Unit
t _{ETXCLKF}	ETxCLK Frequency (f _{SCLK} = SCLK Frequency)	None	25 + 1% f _{SCLK} + 1%	None	25 + 1% f _{SCLK} + 1%	MHz
t_{ETXCLKW}		t _{ETxCLK} x 40%	$t_{\text{ETxCLK}} x 60\%$	t _{ETxCLK} x 35%	$t_{\text{ETxCLK}} x 65\%$	ns
t _{ETXCLKOV}	ETxCLK Rising Edge to Tx Output Valid (Data Out Valid)		20		20	ns
t _{ETXCLKOH}	ETxCLK Rising Edge to Tx Output Invalid (Data Out Hold)	0		0		ns

¹MII outputs synchronous to ETxCLK are ETxD3-0.

Table 53. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal

		V _{DDEXT}	= 1.8 V	V _{DDEXT} =	2.5/3.3 V		
Parameter ¹		Min	Max	Min	Max	Unit	
t _{EREFCLKF}	REF_CLK Frequency ($f_{SCLK} = SCLK Frequency$)	None	50 + 1% 2 x f _{SCLK} + 1%	None	50 + 1% 2 x f _{SCLK} + 1%	MHz	
t _{EREFCLKW}	EREF_CLK Width (t _{EREFCLK} = EREFCLK Period)	t _{EREFCLK} x 40%	t _{EREFCLK} x 60%	t _{EREFCLK} x 35%	t _{EREFCLK} x 65%	ns	
t _{EREFCLKIS}	Rx Input Valid to RMII REF_CLK Rising Edge (Data In Setup)	4		4		ns	
t _{EREFCLKIH}	RMII REF_CLK Rising Edge to Rx Input Invalid (Data In Hold)	2		2		ns	

¹ RMII inputs synchronous to RMII REF_CLK are ERxD1-0, RMII CRS_DV, and ERxER.

Table 54. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal

			ADSP ADSP ADSP	BF524	1/		ADSP- ADSP- ADSP		5/	
			_{DDEXT} = 1.8 V	_	_{DEXT} = /3.3 V		.8 V	_	_{DEXT} = /3.3 V	
Parameter ²		Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{EREFCLKOV}	RMII REF_CLK Rising Edge to Tx Output Valid (Data Out Valid)		8.1		8.1		7.5		7.5	ns
t _{EREFCLKOH}	RMII REF_CLK Rising Edge to Tx Output Invalid (Data Out Hold)	2		2		2		2		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

 $^{^2\,}RMII$ outputs synchronous to RMII REF_CLK are ETxD1–0.

Table 55. 10/100 Ethernet MAC Controller Timing: MII/RMII Asynchronous Signal

		V _{DDEXT} = 1.8 V	V _{DDEXT} = 2.5/3.3 V	
Parameter ^{1,}	Parameter ^{1,2}		Min Max	Unit
t _{ECOLH}	COL Pulse Width High	t _{ETXCLK} x 1.5 t _{ERXCLK} x 1.5	t _{ETxCLK} x 1.5 t _{ERxCLK} x 1.5	ns
t _{ECOLL}	COL Pulse Width Low	$t_{\text{ETXCLK}} \times 1.5$ $t_{\text{ERXCLK}} \times 1.5$	t _{ETXCLK} x 1.5 t _{ERXCLK} x 1.5	ns
t _{ECRSH}	CRS Pulse Width High	t _{ETxCLK} x 1.5	t _{ETxCLK} x 1.5	ns
t_{ECRSL}	CRS Pulse Width Low	t _{ETxCLK} x 1.5	t _{ETxCLK} x 1.5	ns

¹ MII/RMII asynchronous signals are COL and CRS. These signals are applicable in both MII and RMII modes. The asynchronous COL input is synchronized separately to both the ETxCLK and the ERxCLK, and the COL input must have a minimum pulse width high or low at least 1.5 times the period of the slower of the two clocks.

Table 56. 10/100 Ethernet MAC Controller Timing: MII Station Management

			ADSP- ADSP- ADSP-	BF524	! /		ADSP- ADSP- ADSP		5/	
		_	_{DEXT} = .8 V	_	_{DEXT} = /3.3 V		_{DEXT} = .8 V		_{DEXT} = /3.3 V	
Parameter ²		Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{MDIOS}	MDIO Input Valid to MDC Rising Edge (Setup)	11.5		11.5		10		10		ns
t _{MDCIH}	MDC Rising Edge to MDIO Input Invalid (Hold)	11.5		11.5		10		10		ns
t_{MDCOV}	MDC Falling Edge to MDIO Output Valid	25		25		25		25		ns
t_{MDCOH}	MDC Falling Edge to MDIO Output Invalid (Hold)	-1		-1		-1		-1		ns

¹ All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.

² MDC/MDIO is a 2-wire serial bidirectional port for controlling one or more external PHYs. MDC is an output clock whose minimum period is programmable as a multiple of the system clock SCLK. MDIO is a bidirectional data line.




Figure 36. 10/100 Ethernet MAC Controller Timing: MII Receive Signal




Figure 37. 10/100 Ethernet MAC Controller Timing: MII Transmit Signal

²The asynchronous CRS input is synchronized to the ETxCLK, and the CRS input must have a minimum pulse width high or low at least 1.5 times the period of ETxCLK.




Figure 38. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal




Figure 39. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal




Figure 40. 10/100 Ethernet MAC Controller Timing: Asynchronous Signal




Figure 41. 10/100 Ethernet MAC Controller Timing: MII Station Management

JTAG Test And Emulation Port Timing

Table 57 and Figure 42 describe JTAG port operations.

Table 57. JTAG Port Timing

		V	_{DDEXT} = 1.8 V	V _{DDI}	_{EXT} = 2.5/3.3 V	
Parameter		Min	Max	Min	Max	Unit
Timing Para	meters					
t _{TCK}	TCK Period	20		20		ns
t _{STAP}	TDI, TMS Setup Before TCK High	4		4		ns
t _{HTAP}	TDI, TMS Hold After TCK High	4		4		ns
t _{SSYS}	System Inputs Setup Before TCK High ¹	12		12		ns
t _{HSYS}	System Inputs Hold After TCK High ¹	5		5		ns
t _{TRSTW}	TRST Pulse Width ² (measured in TCK cycles)	4		4		TCK
Switching Cl	haracteristics					
t_{DTDO}	TDO Delay from TCK Low		10		10	ns
t _{DSYS}	System Outputs Delay After TCK Low ³		12		12	ns

¹ System Inputs = DATA15-0, ARDY, SCL, SDA, PF15-0, PG15-0, PH15-0, TCK, TRST, RESET, NMI, BMODE3-0.

 $^{^3}$ System Outputs = DATA15-0, ADDR19-1, $\overline{ABE1-0}$, \overline{AOE} , \overline{ARE} , \overline{AWE} , \overline{AWS} , \overline{SCAS} , \overline{SWE} , SCKE, CLKOUT, SA10, \overline{SMS} , SCL, SDA, PF15-0, PG15-0, PH15-0, TDO, \overline{EMU} .




Figure 42. JTAG Port Timing

⁵⁰ MHz Maximum

OUTPUT DRIVE CURRENTS

Figure 43 through Figure 57 show typical current-voltage characteristics for the output drivers of the ADSP-BF52x processors.




Figure 43. Driver Type A Current (3.3V V_{DDEXT}/V_{DDMEM})




Figure 44. Driver Type A Current (2.5V $V_{\rm DDEXT}/V_{\rm DDMEM}$)




Figure 45. Driver Type A Current (1.8 VV_{DDEXT}/V_{DDMEM})

The curves represent the current drive capability of the output drivers. See Table 10 on Page 22 for information about which driver type corresponds to a particular ball.




Figure 46. Driver Type B Current (3.3V V_{DDEXT}/V_{DDMEM})




Figure 47. Driver Type B Current (2.5V V_{DDEXT}/V_{DDMEM})




Figure 48. Driver Type B Current (1.8V V_{DDEXT}/V_{DDMEM})




Figure 49. Driver Type C Current (3.3V $V_{\rm DDEXT}/V_{\rm DDMEM}$)




Figure 50. Drive Type C Current (2.5V V_{DDEXT}/V_{DDMEM})




Figure 51. Driver Type C Current (1.8V V_{DDEXT}/V_{DDMEM})




Figure 52. Driver Type D Current (3.3V V_{DDEXT}/V_{DDMEM})




Figure 53. Driver Type D Current (2.5V V_{DDEXT}/V_{DDMEM})




Figure 54. Driver Type D Current (1.8V V_{DDEXT}/V_{DDMEM})




Figure 55. Driver Type E Current (3.3V V_{DDEXT}/V_{DDMEM})




Figure 56. Driver Type E Current (2.5V V_{DDEXT}/V_{DDMEM})




Figure 57. Driver Type E Current (1.8V V_{DDEXT}/V_{DDMEM})

TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 58 shows the measurement point for AC measurements (except output enable/disable). The measurement point V_{MEAS} is $V_{\text{DDEXT}}/2$ or $V_{\text{DDMEM}}/2$ for $V_{\text{DDEXT}}/V_{\text{DDMEM}}$ (nominal) = 1.8 V/2.5 V/3.3 V.



Figure 58. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Enable Time Measurement

Output balls are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time $t_{\rm ENA}$ is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of Figure 59.




Figure 59. Output Enable/Disable

The time $t_{\rm ENA_MEASURED}$ is the interval from when the reference signal switches to when the output voltage reaches $V_{\rm TRIP}({\rm high})$ or $V_{\rm TRIP}({\rm low})$. For $V_{\rm DDEXT}/V_{\rm DDMEM}$ (nominal) = 1.8 V, $V_{\rm TRIP}$ (high) is 1.05 V, and $V_{\rm TRIP}$ (low) is 0.75 V. For $V_{\rm DDEXT}/V_{\rm DDMEM}$ (nominal) = 2.5 V, $V_{\rm TRIP}$ (high) is 1.5 V and $V_{\rm TRIP}$ (low) is 1.0 V. For $V_{\rm DDEXT}/V_{\rm DDMEM}$ (nominal) = 3.3 V, $V_{\rm TRIP}$ (high) is 1.9 V, and $V_{\rm TRIP}$ (low) is 1.4 V. Time $t_{\rm TRIP}$ is the interval from when the output starts driving to when the output reaches the $V_{\rm TRIP}$ (high) or $V_{\rm TRIP}$ (low) trip voltage.

Time t_{ENA} is calculated as shown in the equation:

$$t_{ENA} = t_{ENA_MEASURED} - t_{TRIP}$$

If multiple balls (such as the data bus) are enabled, the measurement value is that of the first ball to start driving.

Output Disable Time Measurement

Output balls are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The output disable time t_{DIS} is the difference between $t_{DIS_MEASURED}$ and t_{DECAY} as shown on the left side of Figure 59.

$$t_{DIS} = t_{DIS\ MEASURED} - t_{DECAY}$$

The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load C_L and the load current I_L . This decay time can be approximated by the equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The time t_{DECAY} is calculated with test loads C_L and I_L , and with ΔV equal to 0.25 V for V_{DDEXT}/V_{DDMEM} (nominal) = 2.5 V/3.3 V and 0.15 V for V_{DDEXT}/V_{DDMEM} (nominal) = 1.8V.

The time $t_{DIS_MEASURED}$ is the interval from when the reference signal switches, to when the output voltage decays ΔV from the measured output high or output low voltage.


Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose ΔV to be the difference between the processor's output voltage and the input threshold for the device requiring the hold time. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the various output disable times as specified in the Timing Specifications on Page 38 (for example t_{DSDAT} for an SDRAM write cycle as shown in SDRAM Interface Timing on Page 44).

Capacitive Loading

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all balls (see Figure 60). $V_{\rm LOAD}$ is equal to $(V_{\rm DDEXT}/V_{\rm DDMEM})$ /2. The graphs of Figure 61 through Figure 72 show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.

TESTER PIN ELECTRONICS



NOTES

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 60. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 61. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (1.8V V_{DDEXT}/V_{DDMEM})




Figure 62. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V $V_{\rm DDEXT}/V_{\rm DDMEM}$)




Figure 63. Driver Type A Typical Rise and Fall Times (10%–90%) vs. $Load Capacitance (3.3V V_{DDEXT}/V_{DDMEW})$




Figure 64. Driver Type B Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (1.8V V_{DDEXT}/V_{DDMEM})




Figure 65. Driver Type B Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V $V_{\rm DDEXT}/V_{\rm DDMEM}$)




Figure 66. Driver Type B Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V V_{DDEXT}/V_{DDMEM})




Figure 67. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (1.8V V_{DDEXT}/V_{DDMEW})




Figure 68. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V $V_{\rm DDEXT}/V_{\rm DDMEM}$)




Figure 69. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V V_{DDEXT}/V_{DDMEW})




Figure 70. Driver Type D Typical Rise and Fall Times (10%–90%) vs. $Load Capacitance (1.8V V_{DDEXT}/V_{DDMEW})$




Figure 71. Driver Type D Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V $V_{\rm DDEXT}/V_{\rm DDMEM}$)




Figure 72. Driver Type D Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V $V_{\rm DDEXT}/V_{\rm DDMEM}$)

ENVIRONMENTAL CONDITIONS

To determine the junction temperature on the application printed circuit board use:

$$T_I = T_{CASE} + (\Psi_{IT} \times P_D)$$

where:

 T_I = Junction temperature (°C)

 T_{CASE} = Case temperature (°C) measured by customer at top center of package.

 Ψ_{IT} = From Table 59

 P_D = Power dissipation — For a description, see Total Power Dissipation on Page 34.

Values of θ_{JA} are provided for package comparison and printed circuit board design considerations. θ_{JA} can be used for a first order approximation of T_J by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 T_A = Ambient temperature (°C)

Values of θ_{JC} are provided for package comparison and printed circuit board design considerations when an external heat sink is required.

Values of θ_{JB} are provided for package comparison and printed circuit board design considerations.

In Table 59, airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

Table 58. Thermal Characteristics for BC-208-1 Package

Parameter	Condition	Typical	Unit
θ_{JA}	0 linear m/s air flow	23.20	°C/W
θ_{JMA}	1 linear m/s air flow	20.20	°C/W
θ_{JMA}	2 linear m/s air flow	19.20	°C/W
θ_{JB}		13.05	°C/W
$\theta_{\sf JC}$		6.92	°C/W
Ψ_{JT}	0 linear m/s air flow	0.18	°C/W
$\Psi_{ extsf{JT}}$	1 linear m/s air flow	0.27	°C/W
$\Psi_{ extsf{JT}}$	2 linear m/s air flow	0.32	°C/W

Table 59. Thermal Characteristics for BC-289-2 Package

Parameter	Condition	Typical	Unit
θ_{JA}	0 linear m/s air flow	34.5	°C/W
θ_{JMA}	1 linear m/s air flow	31.1	°C/W
θ_{JMA}	2 linear m/s air flow	29.8	°C/W
Θ_{JB}		20.3	°C/W
θ_{JC}		8.8	°C/W
$\Psi_{ extsf{JT}}$	0 linear m/s air flow	0.24	°C/W
$\Psi_{ extsf{JT}}$	1 linear m/s air flow	0.44	°C/W
$\Psi_{ extsf{JT}}$	2 linear m/s air flow	0.53	°C/W

289-BALL CSP_BGA BALL ASSIGNMENT

Table 60 lists the CSP_BGA balls by signal mnemonic.

Table 61 on Page 73 lists the CSP_BGA by ball number.

Table 60. 289-Ball CSP_BGA Ball Assignment (Alphabetically by Signal)

Signal	Ball	Signal	Ball	Signal		Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball
ADEO/CDOMA	No.	DATAC	No.	CND	No.	NC	No.	DUO	No.	LICD VO	No.	V	No.
ABEO/SDQM0		DATA6	T2	GND	M10	NC	D23	PH0	A11	USB_XO	AA23		R8
ABE1/SDQM1		DATA7 DATA8	T1	GND		NC	E22	PH1	A12	V _{DDEXT}	G7	V _{DDINT}	R16
ADDR1 ADDR2	AB8 AC8	DATA9	R1 P1	GND GND		NC NC	E23 F22	PH2 PH3	A13 B14	V _{DDEXT}	G8 G9	V _{DDINT}	T8 T9
ADDR2 ADDR3	AC8 AB7	DATA10	P1 P2	GND		NC	F22 F23	PH4	A14	V _{DDEXT}	G9 G10	V _{DDINT}	T10
ADDR3 ADDR4	AC7	DATA11	R2	GND	M15	NC	G22	PH5	K23	V _{DDEXT}		V _{DDINT}	T11
ADDR4 ADDR5	AC7	DATA11	N1	GND	MIS N9	NC	H23	PH6	K23	V _{DDEXT}	G11 G12	V _{DDINT}	T12
ADDR5 ADDR6	AB6	DATA13	N2	GND	N10	NC	п23 J23	PH7	L23	V _{DDEXT}	G12	V _{DDINT}	T13
ADDR0 ADDR7	AB4	DATA14	M2	GND	N10	NMI	U22	PH8	L23	V _{DDEXT}	G14	V _{DDINT}	T14
ADDR7 ADDR8	AB5	DATA14 DATA15	M1	GND	N12	VPPOTP			T23	V _{DDEXT}	G14	V _{DDINT}	T15
ADDR9	AC5	EMU	J2	GND	N12	PF0	A7	PH10	M22	V _{DDEXT}	H7	V _{DDINT}	T16
ADDR9 ADDR10	AC4	EXT_WAKE0	AC19		N13	PF1	B8	PH11	R22	V _{DDEXT}	п <i>7</i> J17	V _{DDINT}	J7
ADDR10 ADDR11	AB3	GND	ACT9	GND	N15	PF2	ьо А8	PH12	M23	V _{DDEXT}	K17	V _{DDMEM}	у, К7
ADDR11	AC3	GND	A23	GND	P9	PF3	B9	PH13	N22	V_{DDEXT} V_{DDEXT}	L17	V _{DDMEM}	L7
ADDR13	AB2	GND	B6	GND	P10	PF4	B11	PH14	N23	V _{DDEXT}	M17	V _{DDMEM}	M7
ADDR13	AC2	GND ¹	G16	GND	P11	PF5	B10	PH15	P22	V _{DDEXT}	N17	V _{DDMEM}	N7
ADDR14 ADDR15	AA2	GND	G17	GND	P12	PF6	B12	PPI_CLK/TMRCLK	A6	V _{DDEXT}	P17	V _{DDMEM}	P7
ADDR16	W2	GND ¹	H17	GND	P13	PF7	B13	PPI_FS1/TMR0	ло В7	V _{DDEXT}	R17	$egin{array}{c} V_{ ext{DDMEM}} \ V_{ ext{DDMEM}} \end{array}$	R7
ADDR17	Y2	GND	H22	GND	P14	PF8	B16	RESET	V22	V _{DDEXT}	T17	V _{DDMEM}	T7
ADDR18	AA1	GND ¹	J22	GND	P15	PF9	A20	RTXI	U23	V _{DDEXT}	U17	V _{DDMEM}	U7
ADDR19	AB1	GND	J9	GND	R9	PF10	B15	RTXO	V23	V _{DDINT}	B5	V _{DDMEM}	U8
AMS0	AC17		J10	GND	R10	PF11	B17	SA10		V _{DDINT}	H8	V _{DDMEM}	U9
AMS1	AB16		J11	GND	R11	PF12	B18	SCAS	AC11		H9	V _{DDMEM}	U10
AMS2	AC16		J12	GND	R12	PF13	B19	SCKE		V _{DDINT}	H10	V _{DDMEM}	U11
AMS3	AB15		J13	GND	R13	PF14	A9	SCL	B22	V _{DDINT}	H11	V _{DDMEM}	U12
AOE		GND	J14	GND	R14	PF15	A10	SDA	C22	V _{DDINT}	H12	V _{DDMEM}	U13
ARDY		GND	J15	GND	R15	PG0	H2	SMS		V _{DDINT}	H13	V _{DDMEM}	U14
ARE		GND	K9	GND	T22	PG1	G1	SRAS		V _{DDINT}	H14	V _{DDMEM}	U15
AWE	AB14		K10	GND	AC1	PG2	H1	SS/ PG		V _{DDINT}	H15	V _{DDMEM}	U16
BMODE0	G2	GND	K11	GND	AC23		F1	SWE		V _{DDINT}	H16	V _{DDOTP}	AC12
BMODE1	F2	GND	K12	NC	A15	PG4	D1	TCK	L1	V _{DDINT}	J8	V _{DDRTC}	W23
BMODE2	E1	GND	K13	NC	A16	PG5	D2	TDI	J1	V _{DDINT}	J16	V _{DDUSB}	W22
BMODE3	E2	GND	K14	NC		PG6	C2	TDO	K1	V _{DDINT}	K8	V _{DDUSB}	Y23
CLKBUF		GND		NC		PG7	В1	TMS	L2	V _{DDINT}		NC	G23
CLKIN	R23	GND	L9	NC		PG8	C1	TRST	K2	V _{DDINT}	L8	VR _{OUT} /EXT_WAKE1	
CLKOUT		GND	L10	NC		PG9	B2	USB_DM		V _{DDINT}	L16	VR _{SEL} / V _{DDEXT}	AB22
DATA0	Y1	GND	L11	NC		PG10	B4	USB_DP		V _{DDINT}	M8	XTAL	P23
DATA1	V2	GND	L12	NC	B20	PG11	В3	USB_ID	Y22	V _{DDINT}	M16		
DATA2	W1	GND	L13	NC	B21	PG12	A2	USB_RSET		V _{DDINT}	N8		
DATA3	U2	GND	L14	NC	B23	PG13	А3	USB_VBUS		V _{DDINT}	N16		
DATA4	V1	GND	L15	NC	C23	PG14	A4	USB_VREF		V _{DDINT}	P8		
DATA5	U1	GND	M9	NC		PG15	A5	USB_XI		V _{DDINT}	P16		

NOTE: In this table, **BOLD TYPE** indicates the sole signal/function for that ball on ADSP-BF522/ADSP-BF524/ADSP-BF526 processors.

 $^{^{1}}$ For ADSP-BF52xC compatibility, connect this ball to V_{DDEXT} .

Table 61. 289-Ball CSP_BGA Ball Assignment (Numerically by Ball Number)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A1	GND	B20	NC	H12	V _{DDINT}	L9	GND	P2	DATA10	T22	GND		SWE
A2	PG12	B21	NC	H13	V _{DDINT}	L10	GND	P7	V _{DDMEM}	T23	PH9		VPPOTP
A3	PG13	B22	SCL	H14	V _{DDINT}	L11	GND	P8	V _{DDINT}	U1	DATA5		SRAS
A4	PG14	B23	NC	H15	V _{DDINT}	L12	GND	P9	GND	U2	DATA3		S SCKE
A5	PG15	C1	PG8	H16	V _{DDINT}	L13	GND	P10	GND	U7	V _{DDMEM}		AWE
A6	PPI_CLK/TMRCLK	C2	PG6	H17	GND ¹	L14	GND	P11	GND	U8	V _{DDMEM}		AMS3
A7	PF0	C22	SDA	H22	GND	L15	GND	P12	GND	U9	V _{DDMEM}		AMS1
A8	PF2	C23	NC	H23	NC	L16	V _{DDINT}	P13	GND	U10	V _{DDMEM}		ARE
A9	PF14	D1	PG4	J1	TDI	L17	V _{DDEXT}	P14	GND	U11	V _{DDMEM}		CLKOUT
A10	PF15	D2	PG5	J2	EMU	L22	PH8	P15	GND	U12	V _{DDMEM}		CLKBUF
A11	PH0	D22	NC	J7	V _{DDMEM}	L23	PH7	P16	V_{DDINT}	U13	V _{DDMEM}		USB_VBUS
A12	PH1	D23	NC	J8	V _{DDINT}	M1	DATA15	P17	V _{DDEXT}	U14	V _{DDMEM}		USB_DM
A13	PH2	E1	BMODE2		GND	M2	DATA14	P22	PH15	U15	V _{DDMEM}		2 VR _{SEL} / V _{DDEXT}
A14	PH4	E2	BMODE3		GND	M7	V_{DDMEM}	P23	XTAL	U16	V _{DDMEM}		USB_XI
A15	NC	E22	NC	J11	GND	M8	V _{DDINT}	R1	DATA8	U17	V _{DDEXT}		GND
A16	NC	E23	NC	J12	GND	M9	GND	R2	DATA11	U22	NMI	AC2	ADDR14
A17	NC	F1	PG3	J13	GND	M10		R7	V_{DDMEM}	U23	RTXI	AC3	ADDR12
A18	NC	F2	BMODE1	J14	GND	M11	GND	R8	V _{DDINT}	V1	DATA4	AC4	ADDR10
A19	NC	F22	NC	J15	GND	M12	GND	R9	GND	V2	DATA1	AC5	ADDR9
A20	PF9	F23	NC	J16	V_{DDINT}	M13	GND	R10	GND	V22	RESET		ADDR5
A21	NC	G1	PG1	J17	V _{DDEXT}	M14	GND	R11	GND	V23	RTXO	AC7	ADDR4
A22	NC	G2	BMODE0	J22	GND ¹	M15	GND	R12	GND	W1	DATA2	AC8	ADDR2
A23	GND	G7	V_{DDEXT}	J23	NC	M16	V_{DDINT}	R13	GND	W2	ADDR16	AC9	ABE1/SDQM1
B1	PG7	G8	V_{DDEXT}	K1	TDO	M17	V _{DDEXT}	R14	GND	W22	V_{DDUSB}	AC10) SA10
B2	PG9	G9	V_{DDEXT}	K2	TRST	M22	PH10	R15	GND	W23	V_{DDRTC}	AC11	SCAS
В3	PG11	G10	V_{DDEXT}	K7	V_{DDMEM}	M23	PH12	R16	V_{DDINT}	Y1	DATA0	AC12	2 V _{DDOTP}
B4	PG10	G11	V_{DDEXT}	K8	V_{DDINT}	N1	DATA12	R17	V_{DDEXT}	Y2	ADDR17		SMS
B5	V_{DDINT}	G12	V_{DDEXT}	K9	GND	N2	DATA13	R22	PH11	Y22	USB_ID	AC14	I ARDY
B6	GND	G13	V_{DDEXT}	K10	GND	N7	V_{DDMEM}	R23	CLKIN	Y23	V_{DDUSB}	AC15	AOE
B7	PPI_FS1/TMR0	G14	V_{DDEXT}	K11	GND	N8	V_{DDINT}	T1	DATA7	AA1	ADDR18	AC16	AMS2
B8	PF1	G15	V_{DDEXT}	K12	GND	N9	GND	T2	DATA6	AA2	ADDR15	AC17	AMSO
B9	PF3	G16	GND^1	K13	GND	N10	GND	T7	V_{DDMEM}	AA22	USB_DP	AC18	B VR _{OUT} /EXT_WAKE1
B10	PF5	G17	GND	K14	GND	N11	GND	T8	V_{DDINT}	AA23	USB_XO	AC19	EXT_WAKE0
B11	PF4	G22	NC	K15	GND	N12	GND	T9	V_{DDINT}	AB1	ADDR19	AC20) SS/ PG
B12	PF6	G23	NC	K16	V_{DDINT}	N13	GND	T10	V_{DDINT}	AB2	ADDR13	AC21	USB_RSET
B13	PF7	H1	PG2	K17	V_{DDEXT}	N14	GND	T11	V_{DDINT}	AB3	ADDR11	AC22	USB_VREF
B14	PH3	H2	PG0	K22	PH6	N15	GND	T12	V_{DDINT}	AB4	ADDR7	AC23	GND
B15	PF10	H7	V_{DDEXT}	K23	PH5	N16	V_{DDINT}		V_{DDINT}	AB5	ADDR8		
B16	PF8	Н8	V_{DDINT}	L1	TCK		V_{DDEXT}		V_{DDINT}	AB6	ADDR6		
B17	PF11	Н9	V_{DDINT}	L2	TMS	N22	PH13		V_{DDINT}	AB7	ADDR3		
B18	PF12	H10	V_{DDINT}	L7	V_{DDMEM}	N23	PH14		V_{DDINT}	AB8	ADDR1		
B19	PF13		V_{DDINT}	L8	V_{DDINT}	P1	DATA9		V_{DDEXT}	AB9	ABEO/SDQM0		

NOTE: In this table, **BOLD TYPE** indicates the sole signal/function for that ball on ADSP-BF522/ADSP-BF524/ADSP-BF526 processors.

 $^{^{1}\,\}mbox{For ADSP-BF52xC}$ compatibility, connect this ball to $\mbox{V}_{\mbox{\scriptsize DDEXT}}.$

Figure 73 shows the top view of the BC-289-2 CSP_BGA ball configuration. Figure 74 shows the bottom view of the BC-289-2 CSP_BGA ball configuration.




Figure 73. 289-Ball CSP_BGA Ball Configuration (Top View)




Figure 74. 289-Ball CSP_BGA Ball Configuration (Bottom View)

208-BALL CSP_BGA BALL ASSIGNMENT

Table 62 lists the CSP_BGA balls by signal mnemonic.

Table 63 on Page 76 lists the CSP_BGA by ball number.

Table 62. 208-Ball CSP_BGA Ball Assignment (Alphabetically by Signal)

Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.
ABE0/SDQM0	V19	CLKOUT	K20	GND	K11	PF13	A5	PPI_CLK/TMRCLK	G2	V _{DDEXT}	J8
ABE1/SDQM1	V20	DATA0	Y8	GND	K12	PF14	B6	PPI_FS1/TMR0	F2	V_{DDEXT}	K7
ADDR1	W20	DATA1	W8	GND	K13	PF15	A6	RESET	B18	V_{DDEXT}	K8
ADDR2	W19	DATA2	Y7	GND	L9	PG0	R2	RTXI	A14	V_{DDEXT}	L7
ADDR3	Y19	DATA3	W7	GND	L10	PG1	P1	RTXO	A15	V_{DDINT}	G12
ADDR4	W18	DATA4	Y6	GND	L11	PG2	P2	SA10	U19	V_{DDINT}	G13
ADDR5	Y18	DATA5	W6	GND	L12	PG3	N1	SCAS	U20	V_{DDINT}	G14
ADDR6	W17	DATA6	Y5	GND	L13	PG4	N2	SCKE	P20	V_{DDINT}	H14
ADDR7	Y17	DATA7	W5	GND	M9	PG5	M1	SCL	A4	V_{DDINT}	J14
ADDR8	W16	DATA8	Y4	GND	M10	PG6	M2	SDA	B4	V_{DDINT}	K14
ADDR9	Y16	DATA9	W4	GND	M11	PG7	L1	SMS	R19	V_{DDINT}	L14
ADDR10	W15	DATA10	Y3	GND	M12	PG8	L2	SRAS	T19	V_{DDINT}	M14
ADDR11	Y15	DATA11	W3	GND	M13	PG9	K1	SS/ PG	G19	V_{DDINT}	N14
ADDR12	W14	DATA12	Y2	GND	N9	PG10	K2	SWE	T20	V_{DDINT}	P12
ADDR13	Y14	DATA13	W2	GND	N10	PG11	J1	TCK	V2	V_{DDINT}	P13
ADDR14	W13	DATA14	W1	GND	N11	PG12	J2	TDI	R1	V_{DDINT}	P14
ADDR15	Y13	DATA15	V1	GND	N12	PG13	H1	TDO	T1	V_{DDMEM}	L8
ADDR16	W12	EMU	T2	GND	N13	PG14	H2	TMS	U2	V_{DDMEM}	M7
ADDR17	Y12	EXT_WAKE0	J20	GND	Y1	PG15	G1	TRST	U1	V _{DDMEM}	M8
ADDR18	W11	GND	A1	GND	Y20	PH0	A7	USB_DM	F20	V_{DDMEM}	N7
ADDR19	Y11	GND	A17	NMI	B19	PH1	B7	USB_DP	E20	V_{DDMEM}	N8
AMS0	J19	GND	A20	VPPOTP	L19	PH2	A8	USB_ID	C20	V _{DDMEM}	P7
AMS1	K19	GND	B20	PF0	F1	PH3	B8	USB_RSET	D20	V_{DDMEM}	P8
AMS2	M19	GND	H9	PF1	E1	PH4	Α9	USB_VBUS	E19	V_{DDMEM}	P9
AMS3	L20	GND	H10	PF2	E2	PH5	В9	USB_VREF	H19	V _{DDMEM}	P10
AOE	N20	GND	H11	PF3	D1	PH6	B10	USB_XI	A19	V_{DDMEM}	P11
ARDY	P19	GND	H12	PF4	D2	PH7	B11	USB_XO	A18	V_{DDOTP}	R20
ARE	M20	GND	H13	PF5	C1	PH8	A12	V_{DDEXT}	G7	V_{DDRTC}	A16
AWE	N19	GND	J9	PF6	C2	PH9	B12	V_{DDEXT}	G8	V_{DDUSB}	D19
BMODE0	Y10	GND	J10	PF7	B1	PH10	A13	V_{DDEXT}	G9	V_{DDUSB}	G20
BMODE1	W10	GND	J11	PF8	B2	PH11	B13	V_{DDEXT}	G10	VR _{OUT} / EXT_WAKE1	H20
BMODE2	Y9	GND	J12	PF9	A2	PH12	B14	V_{DDEXT}	G11	VR _{SEL} / V _{DDEXT}	F19
BMODE3	W9	GND	J13	PF10	В3	PH13	B15	V_{DDEXT}	H7	XTAL	A10
CLKBUF	C19	GND	K9	PF11	А3	PH14	B16	V _{DDEXT}	Н8		
CLKIN	A11	GND	K10	PF12	B5	PH15	B17	V_{DDEXT}	J7		

NOTE: In this table, BOLD TYPE indicates the sole signal/function for that ball on ADSP-BF522/ADSP-BF524/ADSP-BF526 processors.

Table 63. 208-Ball CSP_BGA Ball Assignment (Numerically by Ball Number)

Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal	Ball No.	Signal
A1	GND	B16	PH14	H7	V _{DDEXT}	L2	PG8	P1	PG1	W8	DATA1
A2	PF9	B17	PH15	H8	V_{DDEXT}	L7	V_{DDEXT}	P2	PG2	W9	BMODE3
А3	PF11	B18	RESET	H9	GND	L8	V_{DDMEM}	P7	V_{DDMEM}	W10	BMODE1
A4	SCL	B19	NMI	H10	GND	L9	GND	P8	V_{DDMEM}	W11	ADDR18
A5	PF13	B20	GND	H11	GND	L10	GND	Р9	V_{DDMEM}	W12	ADDR16
A6	PF15	C1	PF5	H12	GND	L11	GND	P10	V_{DDMEM}	W13	ADDR14
A7	PH0	C2	PF6	H13	GND	L12	GND	P11	V_{DDMEM}	W14	ADDR12
A8	PH2	C19	CLKBUF	H14	V_{DDINT}	L13	GND	P12	V_{DDINT}	W15	ADDR10
A9	PH4	C20	USB_ID	H19	USB_VREF	L14	V_{DDINT}	P13	V_{DDINT}	W16	ADDR8
A10	XTAL	D1	PF3	H20	VR _{OUT} / EXT_WAKE1	L19	VPPOTP	P14	V_{DDINT}	W17	ADDR6
A11	CLKIN	D2	PF4	J1	PG11	L20	AMS3	P19	ARDY	W18	ADDR4
A12	PH8	D19	V_{DDUSB}	J2	PG12	M1	PG5	P20	SCKE	W19	ADDR2
A13	PH10	D20	USB_RSET	J7	V_{DDEXT}	M2	PG6	R1	TDI	W20	ADDR1
A14	RTXI	E1	PF1	J8	V_{DDEXT}	M7	V_{DDMEM}	R2	PG0	Y1	GND
A15	RTXO	E2	PF2	J9	GND	M8	V_{DDMEM}	R19	<u>SMS</u>	Y2	DATA12
A16	V_{DDRTC}	E19	USB_VBUS	J10	GND	M9	GND	R20	V_{DDOTP}	Y3	DATA10
A17	GND	E20	USB_DP	J11	GND	M10	GND	T1	TDO	Y4	DATA8
A18	USB_XO	F1	PF0	J12	GND	M11	GND	T2	EMU	Y5	DATA6
A19	USB_XI	F2	PPI_FS1/TMR0	J13	GND	M12	GND	T19	SRAS	Y6	DATA4
A20	GND	F19	VR_{SEL}/V_{DDEXT}	J14	V_{DDINT}	M13	GND	T20	SWE	Y7	DATA2
B1	PF7	F20	USB_DM	J19	AMS0	M14	V_{DDINT}	U1	TRST	Y8	DATA0
B2	PF8	G1	PG15	J20	EXT_WAKE0	M19	AMS2	U2	TMS	Y9	BMODE2
В3	PF10	G2	PPI_CLK/TMRCLK	K1	PG9	M20	ARE	U19	SA10	Y10	BMODE0
B4	SDA	G7	V_{DDEXT}	K2	PG10	N1	PG3	U20	SCAS	Y11	ADDR19
B5	PF12	G8	V_{DDEXT}	K7	V_{DDEXT}	N2	PG4	V1	DATA15	Y12	ADDR17
B6	PF14	G9	V_{DDEXT}	K8	V_{DDEXT}	N7	V_{DDMEM}	V2	TCK	Y13	ADDR15
B7	PH1	G10	V_{DDEXT}	K9	GND	N8	V_{DDMEM}	V19	ABEO/SDQM0	Y14	ADDR13
B8	PH3	G11	V_{DDEXT}	K10	GND	N9	GND	V20	ABE1/SDQM1	Y15	ADDR11
B9	PH5	G12	V_{DDINT}	K11	GND	N10	GND	W1	DATA14	Y16	ADDR9
B10	PH6	G13	V_{DDINT}	K12	GND	N11	GND	W2	DATA13	Y17	ADDR7
B11	PH7	G14	V_{DDINT}	K13	GND	N12	GND	W3	DATA11	Y18	ADDR5
B12	PH9	G19	SS/ PG	K14	V_{DDINT}	N13	GND	W4	DATA9	Y19	ADDR3
B13	PH11	G20	V_{DDUSB}	K19	AMS1	N14	V_{DDINT}	W5	DATA7	Y20	GND
B14	PH12	H1	PG13	K20	CLKOUT	N19	AWE	W6	DATA5		
B15	PH13	H2	PG14	L1	PG7	N20	AOE	W7	DATA3		

NOTE: In this table, **BOLD TYPE** indicates the sole signal/function for that ball on ADSP-BF522/ADSP-BF524/ADSP-BF526 processors.

Figure 75 shows the top view of the CSP_BGA ball configuration. Figure 76 shows the bottom view of the CSP_BGA ball configuration.




Figure 75. 208-Ball CSP_BGA Ball Configuration (Top View)




Figure 76. 208-Ball CSP_BGA Ball Configuration (Bottom View)

OUTLINE DIMENSIONS

Dimensions in the outline dimension figures (Figure 77 and Figure 78) are shown in millimeters.





Figure 77. 289-Ball CSP_BGA (BC-289-2)



*COMPLIANT TO JEDEC STANDARDS MO-205-AM WITH EXCEPTION TO PACKAGE HEIGHT AND BALL DIAMETER.

Figure 78. 208-Ball CSP_BGA (BC-208-2)

SURFACE-MOUNT DESIGN

Table 64 is provided as an aid to PCB design. For industry-standard design recommendations, refer to *IPC-7351*, *Generic Requirements for Surface Mount Design and Land Pattern Standard*.

Table 64. BGA Data for Usage with Surface-Mount Design

Package	Ball Attach Type	Solder Mask Opening	Ball Pad Size
289-Ball CSP_BGA	Solder Mask Defined	0.26 mm diameter	0.35 mm diameter
208-Ball CSP_BGA	Solder Mask Defined	0.40 mm diameter	0.50 mm diameter

AUTOMOTIVE PRODUCTS

Some ADSP-BF52x Blackfin processor models are available for automotive applications with controlled manufacturing. Note that these special models may have specifications that differ from the general release models. The automotive grade products shown in Table 65 are available for use in automotive

applications. Contact your local ADI account representative or authorized ADI product distributor for specific product ordering information. Note that all automotive products are RoHS compliant.

Table 65. Automotive Products

Automotive Models ^{1,2}	Temperature Range ³	Package Description	Package Option	Instruction Rate (Max)
ADBF525WBBCZ4xx	-40°C to +85°C	208-Ball CSP_BGA	BC-208-2	400 MHz
ADBF525WBBCZ5xx	-40°C to +85°C	208-Ball CSP_BGA	BC-208-2	533 MHz

 $^{^{1}}$ Z = RoHS Compliant Part.

 $^{^2\,\}mathrm{The}$ use of xx designates silicon revision. temperature is ambient temperature.

³ Referenced temperature is ambient temperature.

ORDERING GUIDE

These models are in production and available for ordering.

Production Models ¹	Temperature Range ²	Package Description	Package Option	Instruction Rate (Max)
ADSP-BF523BBCZ-5A	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	533 MHz
ADSP-BF523KBCZ-5	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	533 MHz
ADSP-BF523KBCZ-6	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	600 MHz
ADSP-BF523KBCZ-6A	0°C to +70°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	600 MHz
ADSP-BF525BBCZ-5A	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	533 MHz
ADSP-BF525KBCZ-5	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	533 MHz
ADSP-BF525KBCZ-6	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	600 MHz
ADSP-BF525KBCZ-6A	0°C to +70°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	600 MHz
ADSP-BF527BBCZ-5A	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	533 MHz
ADSP-BF527KBCZ-5	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	533 MHz
ADSP-BF527KBCZ-6	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	600 MHz
ADSP-BF527KBCZ-6A	0°C to +70°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	600 MHz

¹ Z = RoHS Compliant Part.

These models are available as pre-production models.

Pre-Production Models ¹	Temperature Range ²	Package Description	Package Option	Instruction Rate (Max)
ADSP-BF522BBCZ-3A ³	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	300 MHz
		, , , , , , , , , , , , , , , , , , , ,	DC-200-2	300 IVITZ
ADSP-BF522BBCZ-4A ³	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	400 MHz
ADSP-BF522KBCZ-3 ³	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	300 MHz
ADSP-BF522KBCZ-4 ³	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	400 MHz
ADSP-BF524BBCZ-3A ³	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	300 MHz
ADSP-BF524BBCZ-4A ³	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	400 MHz
ADSP-BF524KBCZ-3 ³	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	300 MHz
ADSP-BF524KBCZ-4 ³	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	400 MHz
ADSP-BF526BBCZ-3A ³	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	300 MHz
ADSP-BF526BBCZ-3AX ⁴	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	300 MHz
ADSP-BF526BBCZ-4A ³	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	400 MHz
ADSP-BF526BBCZ-4AX ⁴	-40°C to +85°C	208-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-208-2	400 MHz
ADSP-BF526KBCZ-3 ³	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	300 MHz
ADSP-BF526KBCZ-4 ³	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	400 MHz
ADSP-BF526KBCZ-4X ⁴	0°C to +70°C	289-Ball Chip Scale Package Ball Grid Array (CSP_BGA)	BC-289-2	400 MHz

¹ Z = RoHS Compliant Part.

ANALOG DEVICES

² Referenced temperature is ambient temperature.

² Referenced temperature is ambient temperature.

³ Models still in development. Production release is scheduled for first half of 2010.

⁴ Available as pre-production models. Production release scheduled for first half 2010. All specifications and references to ADSP-BF522/ADSP-BF524/ADSP-BF526 Blackfin processors are preliminary and subject to change.