

150 mA, 16V, High-Performance LDO

Features

- High PSRR: >70 dB @ 1 kHz, Typical
- 56.0 μA Typical Quiescent Current
- · Input Operating Voltage Range: 3.6V to 16.0V
- · 150 mA Output Current for All Output Voltages
- Low-Dropout Voltage, 300 mV Typical @ 150 mA
- 0.4% Typical Output Voltage Tolerance
- Standard Output Voltage Options (1.8V, 2.5V, 2.8V, 3.0V, 3.3V, 4.0V, 5.0V)
- Output Voltage Range 1.8V to 5.5V in 0.1V Increments (tighter increments also possible per design)
- Output Voltage Tolerances of ±2.0% Over Entire Temperature Range
- Stable with Minimum 1.0 µF Output Capacitance
- · Power Good Output
- · Shutdown Input
- True Current Foldback Protection
- · Short-Circuit Protection
- · Overtemperature Protection
- The MCP1754/MCP1754S Devices Pass the Automotive AEC-Q100 Reliability Testing

Applications

- · Battery-Powered Devices
- · Battery-Powered Alarm Circuits
- Smoke Detectors
- CO₂ Detectors
- · Pagers and Cellular Phones
- · Smart Battery Packs
- PDAs
- Digital Cameras
- · Microcontroller Power
- · Consumer Products
- Battery-Powered Data Loggers

Related Literature

- AN765, "Using Microchip's Micropower LDOs" (DS00765), Microchip Technology Inc., 2007
- AN766, "Pin-Compatible CMOS Upgrades to Bipolar LDOs" (DS00766), Microchip Technology Inc., 2003
- AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application" (DS00792), Microchip Technology Inc., 2001

Description

The MCP1754/MCP1754S is a family of CMOS Low-Dropout (LDO) voltage regulators that can deliver up to 150 mA of current while consuming only 56.0 μ A of quiescent current (typical). The input operating range is specified from 3.6V to 16.0V, making it an ideal choice for four to six primary cell battery-powered applications, 12V mobile applications and one to three-cell Li-lon-powered applications.

The MCP1754/MCP1754S is capable of delivering 150 mA with only 300 mV (typical) of input to output voltage differential. The output voltage tolerance of the MCP1754/MCP1754S is typically $\pm 0.2\%$ at $\pm 2.0\%$ maximum over the operating junction temperature range of -40°C to ± 125 °C. Line regulation is $\pm 0.01\%$ typical at ± 25 °C.


Output voltages available for the MCP1754/MCP1754S range from 1.8V to 5.5V. The LDO output is stable when using only 1 μ F of output capacitance. Ceramic, tantalum or aluminum electrolytic capacitors may all be used for input and output. Overcurrent limit and overtemperature shutdown provide a robust solution for any application.

The MCP1754/MCP1754S family introduces a true current foldback feature. When the load impedance decreases beyond the MCP1754/MCP1754S load rating, the output current and voltage will gracefully fold back towards 30 mA at about 0V output. When the load impedance decreases and returns to the rated load, the MCP1754/MCP1754S follows the same foldback curve as the device comes out of current foldback.


Package options for the MCP1754S include the SOT-23A, SOT-89-3, SOT-223-3 and 2x3 DFN-8.

Package options for the MCP1754 include the SOT-23-5, SOT-223-5 and 2x3 DFN-8.


Package Types - MCP1754S




Package Types - MCP1754




Functional Block Diagram - MCP1754S



Functional Block Diagram - MCP1754



Typical Application Circuits



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Input Voltage, V _{IN} | +17.6V |
|--------------------------------|-----------------------------|
| V _{IN} , PWRGD, SHDN | |
| V _{OUT} | (GND – 0.3V) to (+5.5V) |
| Internal Power Dissipation | Internally Limited (Note 6) |
| Output Short-Circuit Current | Continuous |
| Storage Temperature | 55°C to +150°C |
| Maximum Junction Temperature | e+165°C (Note 7) |
| Operating Junction Temperature | e40°C to +150°C |
| ESD Protection on All Pins | ≥ 4 kV HBM and ≥ 200V MM |

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

AC/DC CHARACTERISTICS

Electrical Specifications: Unless otherwise specified, all limits are <u>established</u> for $V_{IN} = V_R + 1V^{(1)}$, $I_{LOAD} = 1$ mA, $C_{OUT} = 1$ µF (X7R), $C_{IN} = 1$ µF (X7R), $T_{A} = +25$ °C, $t_{r(VIN)} = 0.5$ V/µs, $\overline{SHDN} = V_{IN}$, PWRGD = 10K to V_{OUT} . **Boldface** type applies for Junction Temperatures, T_{J} of -40°C to +125°C. (7)

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|---------------------------------------|------------------------|-----------------------|----------------------|-----------------------|-------------------|--|
| Input/Output Characteristics | | | | | | • |
| Input Operating Voltage | V _{IN} | 3.6 | _ | 16.0 | V | |
| Output Voltage Operating Range | V _{OUT-RANGE} | 1.8 | _ | 5.5 | V | |
| Input Quiescent Current | Iq | _ | 56 | 90 | μA | I _L = 0 mA |
| Input Quiescent Current for SHDN Mode | ISHDN | _ | 0.1 | 5 | μΑ | SHDN = GND |
| Ground Current | I _{GND} | _ | 150 | 250 | μΑ | I _{LOAD} = 150 mA |
| Maximum Output Current | I _{OUT} | 150 | _ | _ | mA | |
| Output Soft Current Limit | I _{OUT_SCL} | _ | 250 | _ | mA | $V_{IN} = V_{IN(MIN)}, V_{OUT} \ge 0.1V,$ current measured 10 ms after load is applied |
| Output Pulse Current Limit | I _{OUT_PCL} | _ | 250 | _ | mA | Pulse Duration < 100 ms, Duty Cycle < 50%, V _{OUT} ≥ 0.1V (Note 6) |
| Output Short-Circuit Foldback Current | I _{OUT_SC} | _ | 30 | _ | mA | $V_{IN} = V_{IN(MIN)}, V_{OUT} = GND$ |
| Output Voltage Overshoot on Start-up | V _{OVER} | _ | 0.5 | _ | %V _{OUT} | V _{IN} = 0 to 16V, I _{LOAD} = 150 mA |
| Output Voltage Regulation | V _{OUT} | V _R - 2.0% | V _R ±0.2% | V _R + 2.0% | V | Note 2 |

- Note 1: The minimum V_{IN} must meet two conditions: $V_{IN} \ge 3.6 V$ and $V_{IN} \ge V_R + V_{DROPOUT(MAX)}$.
 - 2: V_R is the nominal regulator output voltage when the input voltage, V_{IN} = V_{Rated} + V_{DROPOUT(MAX)} or V_{IN} = 3.6V (whichever is greater); I_{OUT} = 1 mA.
 - 3: $TCV_{OUT} = (V_{OUT-HIGH} V_{OUT-LOW}) * 10^6 / (V_R * \Delta Temperature), V_{OUT-HIGH} = highest voltage measured over the temperature range. V_{OUT-LOW} = lowest voltage measured over the temperature range.$
 - **4:** Load regulation is measured at a constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are determined using thermal regulation specification, TCV_{OUT}.
 - 5: Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below the output voltage value that was measured with an applied input voltage of V_{IN} = V_R + 1V or V_{IN} = 3.6V (whichever is greater).
 - 6: The maximum allowable power dissipation is a function of Ambient Temperature, the maximum allowable Junction Temperature and the thermal resistance from Junction to Air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.
 - 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.
 - 8: Values apply only for the MCP1754, V_R = 1.8V, in the DFN-8 package.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all limits are established for $V_{IN} = V_R + 1V_{IN}^{(1)}$, $I_{LOAD} = 1$ mA, $C_{OUT} = 1 \mu F$ (X7R), $C_{IN} = 1 \mu F$ (X7R), $T_{A} = +25 ^{\circ}C$, $t_{r(VIN)} = 0.5 V/\mu s$, $SHDN = V_{IN}$, PWRGD = 10K to V_{OUT} . **Boldface** type applies for Junction Temperatures, T_J of -40 $^{\circ}C$ to +125 $^{\circ}C$.

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|---|---|-------|-------|----------------------|-------------------|--|
| V _{OUT} Temperature Coefficient | TCV _{OUT} | | 22 | | ppm/°C | Note 3 |
| Line Regulation | ΔV _{OUT} / (V _{OUT} x ΔV _{IN}) | -0.05 | ±0.01 | +0.05 | %/V | $V_R + 1V \le V_{IN} \le 16V$ |
| | | -1.1 | -0.4 | 0 | % | I _L = 1.0 mA to 150 mA (Note 4) |
| Load Regulation | $\Delta V_{OUT}/V_{OUT}$ | -1.4 | -1.0 | 0 | % | I _L = 1.0 mA to 150 mA (Note 4, Note 8) |
| Dropout Voltage (Note 5) | $V_{DROPOUT}$ | - | 300 | 500 | mV | I _L = 150 mA |
| Dropout Current | I _{DO} | ı | 50 | 85 | μΑ | $V_{IN} = 0.95V_{R}, I_{OUT} = 0 \text{ mA}$ |
| Undervoltage Lockout | | | | | | |
| Undervoltage Lockout | UVLO | 1 | 2.95 | _ | V | Rising V _{IN} |
| Undervoltage Lockout Hysteresis | UVLO _{HYS} | | 285 | _ | mV | Falling V _{IN} |
| Shutdown Input | | | | | • | |
| Logic High Input | V _{SHDN-HIGH} | 2.4 | _ | V _{IN(MAX)} | V | |
| Logic Low Input | V _{SHDN-LOW} | 0.0 | _ | 0.8 | V | |
| Shutdown Input Leakage | SHDN _{ILK} | | 0.100 | 0.500 | μA | SHDN = GND |
| Current | | - | 0.500 | 2.0 | | SHDN = 16V |
| Power Good Output | | | | | | |
| PWRGD Input Voltage Operating Range | V_{PWRGD_VIN} | 1.7 | _ | V _{IN} | V | I _{SINK} = 1 mA |
| PWRGD Threshold Voltage (referenced to V _{OUT}) | V_{PWRGD_TH} | 90 | 92 | 94 | %V _{OUT} | Falling edge of V _{OUT} |
| PWRGD Threshold Hysteresis | V _{PWRGD_HYS} | _ | 2.0 | _ | %V _{OUT} | Rising edge of V _{OUT} |
| PWRGD Output Voltage Low | V _{PWRGD_L} | _ | 0.2 | 0.6 | V | I _{PWRGD SINK} = 5.0 mA, V _{OUT} = 0V |
| PWRGD Output Sink Current | I _{PWRGD_L} | 5.0 | _ | _ | mA | V _{PWRGD} ≤ 0.4V |
| PWRGD Leakage Current | I _{PWRGD_LK} | _ | 40 | 700 | nA | V_{PWRGD} pull-up = 10 k Ω to V_{IN} , V_{IN} = 16V |
| PWRGD Time Delay | T _{PG} | | 100 | _ | μs | Rising Edge of V_{OUT} , $R_{PULLUP} = 10 \text{ k}\Omega$ |

- Note 1: The minimum V_{IN} must meet two conditions: $V_{IN} \ge 3.6 V$ and $V_{IN} \ge V_R + V_{DROPOUT(MAX)}$.
 - 2: V_R is the nominal regulator output voltage when the input voltage, $V_{IN} = V_{Rated} + V_{DROPOUT(MAX)}$ or $V_{IN} = 3.6V$ (whichever is greater); $I_{OUT} = 1$ mA.
 - 3: TCV_{OUT} = (V_{OUT-HIGH} V_{OUT-LOW}) * 10⁶/(V_R * ΔTemperature), V_{OUT-HIGH} = highest voltage measured over the temperature range. V_{OUT-LOW} = lowest voltage measured over the temperature range.
 - **4:** Load regulation is measured at a constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are determined using thermal regulation specification, TCV_{OUT}.
 - 5: Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below the output voltage value that was measured with an applied input voltage of V_{IN} = V_R + 1V or V_{IN} = 3.6V (whichever is greater).
 - 6: The maximum allowable power dissipation is a function of Ambient Temperature, the maximum allowable Junction Temperature and the thermal resistance from Junction to Air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.
 - 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.
 - 8: Values apply only for the MCP1754, V_R = 1.8V, in the DFN-8 package.

AC/DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise specified, all limits are <u>established</u> for $V_{IN} = V_R + 1V^{(1)}$, $I_{LOAD} = 1$ mA, $C_{OUT} = 1$ µF (X7R), $C_{IN} = 1$ µF (X7R), $T_A = +25$ °C, $t_{T(VIN)} = 0.5$ V/µs, $\overline{SHDN} = V_{IN}$, PWRGD = 10K to V_{OUT} . **Boldface** type applies for Junction Temperatures, T_J of -40°C to +125°C. (7)

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|---|--------------------------|------|------|------|------------------------|---|
| Detect Threshold to PWRGD Active Time Delay | T _{VDET_PWRGD} | _ | 200 | | μs | Falling edge of V_{OUT} after transition from $V_{OUT} = V_{PRWRGD_TH} + 50 \text{ mV}$ to $V_{PWRGD_TH} - 50 \text{ mV}$, $R_{PULLUP} = 10 \text{ k}\Omega$ to V_{IN} |
| AC Performance | | | | | | |
| Output Delay from V_{IN} to $V_{OUT} = 90\% V_{REG}$ | T _{DELAY} | _ | 240 | ı | μs | $V_{IN} = 0V \text{ to } 16V, V_{OUT} = 90\% V_{R}, \\ \frac{t_{r.(VIN)}}{SHDN} = 5V/\mu s, C_{OUT} = 1 \mu F, \\ \frac{T_{r.(VIN)}}{SHDN} = V_{IN}$ |
| Output Delay from V _{IN} to V _{OUT} > 0.1V | T _{DELAY_START} | _ | 80 | ı | μs | $\begin{split} &V_{IN} = 0V \text{ to } 16V, V_{OUT} \geq 0.1V, \\ &\frac{t_{r (VIN)}}{SHDN} = 5V/\mu s, C_{OUT} = 1 \mu F, \end{split}$ |
| Output Delay from SHDN to V _{OUT} = 90% V _{REG} | T _{DELAY_SHDN} | _ | 160 | | μs | V_{IN} = 16V, V_{OUT} = 90% V_{R} , C_{OUT} = 1 μ F, SHDN = GND to V_{IN} |
| Output Noise | e _N | _ | 3 | _ | μV/(Hz) ^{1/2} | I_L = 50 mA, f = 1 kHz, C_{OUT} = 1 μ F |
| Power Supply Ripple Rejection Ratio | PSRR | _ | 72 | ı | dB | V_R = 5V, f = 1 kHz, I_L = 150 mA, V_{INAC} = 1V pk-pk, C_{IN} = 0 μ F, V_{IN} = V_R + 1.5V |
| Thermal Shutdown Temperature | T _{SD} | _ | 150 | | °C | Note 6 |
| Thermal Shutdown Hysteresis | ΔTSD | _ | 10 | _ | °C | |

- **Note 1:** The minimum V_{IN} must meet two conditions: $V_{IN} \ge 3.6 \text{V}$ and $V_{IN} \ge V_R + V_{DROPOUT(MAX)}$.
 - V_R is the nominal regulator output voltage when the input voltage, V_{IN} = V_{Rated} + V_{DROPOUT(MAX)} or V_{IN} = 3.6V (whichever is greater); I_{OUT} = 1 mA.
 - 3: TCV_{OUT} = (V_{OUT-HIGH} V_{OUT-LOW}) * 10⁶/(V_R * ΔTemperature), V_{OUT-HIGH} = highest voltage measured over the temperature range. V_{OUT-LOW} = lowest voltage measured over the temperature range.
 - **4:** Load regulation is measured at a constant junction temperature using low duty cycle pulse testing. Changes in output voltage due to heating effects are determined using thermal regulation specification, TCV_{OUT}.
 - 5: Dropout voltage is defined as the input to output differential at which the output voltage drops 2% below the output voltage value that was measured with an applied input voltage of V_{IN} = V_R + 1V or V_{IN} = 3.6V (whichever is greater).
 - 6: The maximum allowable power dissipation is a function of Ambient Temperature, the maximum allowable Junction Temperature and the thermal resistance from Junction to Air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.
 - 7: The junction temperature is approximated by soaking the device under test at an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in the junction temperature over the ambient temperature is not significant.
 - 8: Values apply only for the MCP1754, V_R = 1.8V, in the DFN-8 package.

TEMPERATURE SPECIFICATIONS(1)

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions |
|-------------------------------|-------------------|------|-------|------|-------|------------|
| Temperature Ranges | | | | | | |
| Specified Temperature Range | T _A | -40 | | +125 | °C | |
| Operating Temperature Range | TJ | -40 | _ | +150 | °C | |
| Storage Temperature Range | T _A | -55 | _ | +150 | °C | |
| Thermal Package Resistance | | | | | | |
| Thermal Resistance, SOT-223-3 | θ_{JA} | _ | 62 | _ | °C/W | |
| | $\theta_{\sf JC}$ | | 15 | | | |
| Thermal Resistance, SOT-23A-3 | $\theta_{\sf JA}$ | _ | 336 | _ | °C/W | |
| | θ_{JC} | _ | 110 | _ | | |
| Thermal Resistance, SOT-89-3 | $\theta_{\sf JA}$ | _ | 153.3 | _ | °C/W | |
| | $\theta_{\sf JC}$ | _ | 100 | _ | | |
| Thermal Resistance, SOT-23-5 | $\theta_{\sf JA}$ | _ | 256 | _ | °C/W | |
| | $\theta_{\sf JC}$ | _ | 81 | _ | | |
| Thermal Resistance, SOT-223-5 | $\theta_{\sf JA}$ | _ | 62 | _ | °C/W | |
| | $\theta_{\sf JC}$ | _ | 15 | _ | | |
| Thermal Resistance, 2X3 DFN-8 | $\theta_{\sf JA}$ | _ | 93 | _ | °C/W | |
| | $\theta_{\sf JC}$ | _ | 26 | | | |

Note 1: The maximum allowable power dissipation is a function of Ambient Temperature, the maximum allowable Junction Temperature and the thermal resistance from Junction to Air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation causes the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

- Note 1: Unless otherwise indicated $V_R = 3.3V$, $C_{OUT} = 1~\mu F$ Ceramic (X7R), $C_{IN} = 1~\mu F$ Ceramic (X7R), $I_L = 1~mA$, $T_A = +25^{\circ}C$, $V_{IN} = V_R + 1V$ or $V_{IN} = 3.6V$ (whichever is greater), $\overline{SHDN} = V_{IN}$, package = SOT-223.
 - **2:** Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




FIGURE 2-1: Quiescent Current vs. Input Voltage.




FIGURE 2-2: Quiescent Current vs. Input Voltage.




FIGURE 2-3: Quiescent Current vs. Input Voltage.




FIGURE 2-4: Ground Current vs. Load Current.




FIGURE 2-5: Quiescent Current vs. Junction Temperature.




FIGURE 2-6: Quiescent Current vs. Input Voltage.

- Note 1: Unless otherwise indicated $V_R = 3.3V$, $C_{OUT} = 1 \mu F$ Ceramic (X7R), $C_{IN} = 1 \mu F$ Ceramic (X7R), $I_L = 1 m A$, $T_A = +25 \, ^{\circ}C$, $V_{IN} = V_R + 1V$ or $V_{IN} = 3.6V$ (whichever is greater), $\overline{SHDN} = V_{IN}$, package = SOT-223.
 - 2: Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




FIGURE 2-7: Output Voltage vs. Input Voltage.




FIGURE 2-8: Output Voltage vs. Input Voltage.




FIGURE 2-9: Output Voltage vs. Input Voltage.




FIGURE 2-10: Output Voltage vs. Load Current.




FIGURE 2-11: Output Voltage vs. Load Current.




FIGURE 2-12: Output Voltage vs. Load Current.

- Unless otherwise indicated V_R = 3.3V, V_{OUT} = 1 μF Ceramic (X7R), V_{IN} = 1 μF Ceramic (X7R
 - Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




FIGURE 2-13: Dropout Voltage vs. Load Current.




FIGURE 2-16: Dynamic Line Response.




FIGURE 2-14: Dropout Voltage vs. Load Current.




FIGURE 2-17: Short-Circuit Current vs. Input Voltage.




FIGURE 2-15: Dynamic Line Response.

- Note 1: Unless otherwise indicated $V_R = 3.3V$, $C_{OUT} = 1 \mu F$ Ceramic (X7R), $C_{IN} = 1 \mu F$ Ceramic (X7R), $I_L = 1 mA$, $T_A = +25 \,^{\circ}C$, $V_{IN} = V_R + 1V$ or $V_{IN} = 3.6V$ (whichever is greater), $\overline{SHDN} = V_{IN}$, package = SOT-223.
 - 2: Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




FIGURE 2-18: Load Regulation vs. Temperature.




FIGURE 2-19: Load Regulation vs. Temperature.




FIGURE 2-20: Load Regulation vs. Temperature.




FIGURE 2-21: Line Regulation vs. Temperature.




FIGURE 2-22: Line Regulation vs. Temperature.




FIGURE 2-23: Line Regulation vs. Temperature.

- Note 1: Unless otherwise indicated $_{,}V_{R}$ = 3.3V, C_{OUT} = 1 $_{\mu}F$ Ceramic (X7R), C_{IN} = 1 $_{\mu}F$ Ceramic (X7R), I_{L} = 1 mA, T_{A} = +25°C, V_{IN} = V_{R} + 1V or V_{IN} = 3.6V (whichever is greater), \overline{SHDN} = V_{IN} , package = SOT-223.
 - 2: Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.





FIGURE 2-24: Power Supply Ripple Rejection vs. Frequency.






FIGURE 2-25: Power Supply Ripple Rejection vs. Frequency.




FIGURE 2-28: Start-up from Shutdown.




FIGURE 2-26: Output Noise vs. Frequency (three lines, $V_R = 1.2V$, 3.3V, 5.0V).




FIGURE 2-29: Short-Circuit Current Foldback.

- Note 1: Unless otherwise indicated $V_R = 3.3V$, $C_{OUT} = 1~\mu F$ Ceramic (X7R), $C_{IN} = 1~\mu F$ Ceramic (X7R), $I_L = 1~mA$, $T_A = +25^{\circ}C$, $V_{IN} = V_R + 1V$ or $V_{IN} = 3.6V$ (whichever is greater), $\overline{SHDN} = V_{IN}$, package = SOT-223.
 - 2: Junction Temperature (T_J) is approximated by soaking the device under test to an ambient temperature equal to the desired junction temperature. The test time is small enough such that the rise in junction temperature over the ambient temperature is not significant.




FIGURE 2-30: Foldback.

Short-Circuit Current




FIGURE 2-32:

-32: Dynamic Load Response.




FIGURE 2-31: Foldback.

Short-Circuit Current




FIGURE 2-33:

Dynamic Load Response.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1 and Table 3-2.

TABLE 3-1: MCP1754 PIN FUNCTION TABLE

| Pin No. SOT223-5 | Pin No. SOT23-5 | Pin No. 2X3 DFN | Name | Function |
|---------------------|--------------------|--------------------|------------------|-------------------------------|
| 4 | 5 | 1 | V _{OUT} | Regulated Voltage Output |
| 5 | 4 | 2 | PWRGD | Open-Drain Power Good Output |
| _ | _ | 3,6,7 | NC | No Connection |
| 3 | 2 | 4 | GND | Ground Terminal |
| 1 | 3 | 5 | SHDN | Shutdown Input |
| 2 | 1 | 8 | V _{IN} | Unregulated Supply Voltage |
| EP | _ | EP | GND | Exposed Pad, Connected to GND |

TABLE 3-2: MCP1754S PIN FUNCTION TABLE

| Pin No. SOT223-3 | Pin No. SOT23A | Pin No. SOT89 | Pin No. 2X3 DFN | Name | Function |
|---------------------|-------------------|------------------|--------------------|------------------|-------------------------------|
| 3 | 2 | 3 | 1 | V _{OUT} | Regulated Voltage Output |
| _ | _ | _ | 2,3,5,6,7 | NC | No Connection |
| 2 | 1 | 2 | 4 | GND | Ground Terminal |
| 1 | 3 | 1 | 8 | V _{IN} | Unregulated Supply Voltage |
| EP | — | EP | EP | GND | Exposed Pad, Connected to GND |

3.1 Regulated Output Voltage (V_{OUT})

Connect V_{OUT} to the positive side of the load and the positive terminal of the output capacitor. The positive side of the output capacitor should be physically located as close to the LDO V_{OUT} pin as is practical. The current flowing out of this pin is equal to the DC load current.

3.2 Power Good Output (PWRGD)

The PWRGD output is an open-drain output used to indicate when the LDO output voltage is within 92% (typically) of its nominal regulation value. The PWRGD threshold has a typical hysteresis value of 2%. The PWRGD output is delayed by 100 μs (typical) from the time the LDO output is within 92% + 2% (typical hysteresis) of the regulated output value on power-up. This delay time is internally fixed. The PWRGD pin may be pulled up to $V_{\mbox{\scriptsize IM}}$ or $V_{\mbox{\scriptsize OUT}}$. Pulling up to $V_{\mbox{\scriptsize OUT}}$ conserves power when the device is in Shutdown (SHDN = 0V) mode.

3.3 Ground Terminal (GND)

Regulator ground. Tie GND to the negative side of the output and the negative side of the input capacitor. Only the LDO bias current flows out of this pin; there is no high current. The LDO output regulation is referenced to this pin. Minimize the voltage drops between this pin and the negative side of the load.

3.4 Shutdown Input (SHDN)

The SHDN input is used to turn the LDO output voltage on and off. When the SHDN input is at a logic high level, the LDO output voltage is enabled. When the SHDN input is pulled to a logic low level, the LDO output voltage is disabled. When the SHDN input is pulled low, the PWRGD output also goes low and the LDO enters a Low Quiescent Current Shutdown state.

3.5 Unregulated Input Voltage (V_{IN})

Connect V_{IN} to the input unregulated source voltage. Like all Low-Dropout linear regulators, low source impedance is necessary for the stable operation of the LDO. The amount of capacitance required to ensure low source impedance depends on the proximity of the input source capacitors or battery type. For most applications, 1 µF of capacitance ensures stable operation of the LDO circuit. The input capacitor should have a capacitance value equal to or larger than the output capacitor for performance applications. The input capacitor supplies the load current during transients and improves performance. For applications that have load currents below 10 mA, the input capacitance requirement can be lowered. The type of capacitor used may be ceramic, tantalum or aluminum electrolytic. The low-ESR characteristics of the ceramic yields better noise and PSRR performance at high frequency.

3.6 Exposed Pad (EP)

Some of the packages have an exposed metal pad on the bottom of the package. The exposed metal pad gives the device better thermal characteristics by providing a good thermal path to either the PCB or heat sink to remove heat from the device. The exposed pad of the package is internally connected to GND.

4.0 DEVICE OVERVIEW

The MCP1754/MCP1754S is a 150 mA output current, Low-Dropout (LDO) voltage regulator. The Low-Dropout voltage of 300 mV typical at 150 mA of current makes it ideal for battery-powered applications. The input voltage range is 3.6V to 16.0V. Unlike other high output current LDOs, the MCP1754/MCP1754S typically draws only 150 μA of quiescent current for a 150 mA load. The MCP1754 adds a shutdown control input pin and a power good output pin. The output voltage options are fixed.

4.1 LDO Output Voltage

The MCP1754/MCP1754S LDO has a fixed output voltage. The output voltage range is 1.8V to 5.5V.

4.2 Output Current and Current Limiting

The MCP1754/MCP1754S LDO is tested and ensured to supply a minimum of 150 mA of output current. The MCP1754/MCP1754S has no minimum output load, so the output load current can go to 0 mA and the LDO will continue to regulate the output voltage to within tolerance.

The MCP1754/MCP1754S also incorporates a true output current foldback. If the output load presents an excessive load due to a low-impedance short-circuit condition, the output current and voltage will fold back towards 30 mA and 0V, respectively.

The output voltage and current resume normal levels when the excessive load is removed. If the overload condition is a soft overload, the MCP1754/MCP1754S

supplies higher load currents of up to typically 250 mA. This allows for device usage in applications that have pulsed load currents having an average output current value of 150 mA or less.

Output overload conditions may also result in an overtemperature shutdown of the device. If the junction temperature rises above +150°C (typical), the LDO shuts down the output. See **Section 4.8 "Overtemperature Protection"** for more information on overtemperature shutdown.

4.3 Output Capacitor

The MCP1754/MCP1754S requires a minimum output capacitance of 1 μ F for output voltage stability. Ceramic capacitors are recommended because of their size, cost and environmentally robust qualities.

Aluminum-electrolytic and tantalum capacitors can be used on the LDO output as well. The Equivalent Series Resistance (ESR) of the electrolytic output capacitor should be no greater than $2.0\Omega.$ The output capacitor should be located as close to the LDO output as is practical. Ceramic materials, X7R and X5R, have low-temperature coefficients and are well within the acceptable ESR range required. A typical 1 μF X7R 0805 capacitor has an ESR of 50 milliohms.

Larger LDO output capacitors are used with the MCP1754/MCP1754S to improve dynamic performance and power supply ripple rejection performance. A maximum of 1000 μF is recommended. Aluminum-electrolytic capacitors are not recommended for low-temperature applications of <-25°C.




FIGURE 4-1: Typical Current Foldback.

4.4 Input Capacitor

Low input source impedance is necessary for the LDO output to operate properly. When operating from batteries, or in applications with long lead length (>10 inches) between the input source and the LDO, some input capacitance is recommended. A minimum of $1.0 \, \mu\text{F}$ to $4.7 \, \mu\text{F}$ is recommended for most applications.

For applications that have output step load requirements, the input capacitance of the LDO is very important. The input capacitance provides the LDO with a good local low-impedance source to pull the transient currents from in order to respond quickly to the output load step. For good step response performance, the input capacitor should be of equivalent or higher value than the output capacitor. The capacitor should be placed as close to the input of the LDO as is practical. Larger input capacitors also help reduce any high-frequency noise on the input and output of the LDO, and reduce the effects of any inductance that exists between the input source voltage and the input capacitance of the LDO.

4.5 Power Good Output (PWRGD)

The open-drain PWRGD output is used to indicate when the output voltage of the LDO is within 94% (typical value, see **Section 1.0 "Electrical Characteristics"** for minimum and maximum specifications) of its nominal regulation value.

As the output voltage of the LDO rises, the open-drain PWRGD output is actively held low until the output voltage has exceeded the power good threshold plus the hysteresis value. Once this threshold has been exceeded, the power good time delay is started (shown as T_{PG} in the Electrical Characteristics table). The power good time delay is fixed at 100 μs (typical). After the time delay period, the PWRGD open-drain output becomes inactive and may be pulled high by an external pull-up resistor, indicating that the output voltage is stable and within regulation limits. The power good output is typically pulled up to V_{IN} or V_{OUT} . Pulling the signal up to V_{OUT} conserves power during Shutdown mode.

If the output voltage of the LDO falls below the power good threshold, the power good output will transition low. The power good circuitry has a 200 µs delay when detecting a falling output voltage, which helps to increase noise immunity and avoid false triggering of the power good output during fast output transients. See Figure 4-2 for power good timing characteristics.

When the LDO is put into Shutdown mode using the SHDN input, the power good output is pulled low immediately, indicating that the output voltage is out of regulation. The timing diagram for the power good output when using the shutdown input is shown in Figure 4-3.

The power good output is an open-drain output that can be pulled up to any voltage equal to or less than the LDO input voltage. This output is capable of sinking $5 \text{ mA} (V_{PWRGD} < 0.4 \text{V})$.




FIGURE 4-2: Power Good Timing.




FIGURE 4-3: Power Good Timing from Shutdown.

4.6 Shutdown Input (SHDN)

The SHDN input is an active-low input signal that turns the LDO on and off. The SHDN threshold is a fixed voltage level. The minimum value of this shutdown threshold required to turn the output on is 2.4V. The maximum value required to turn the output off is 0.8V.

The SHDN input ignores low going pulses (pulses meant to shut down the LDO) that are up to 400 ns in pulse width. If the shutdown input is pulled low for more than 400 ns, the LDO enters Shutdown mode. This small bit of filtering helps to reject any system noise spikes on the shutdown input signal.

On the rising edge of the \overline{SHDN} input, the shutdown circuitry has a 70 µs delay before allowing the LDO output to turn on. This delay helps to reject any false turn-on signals or noise on the \overline{SHDN} input signal. After the 70 µs delay, the LDO output enters its soft start period as it rises from 0V to its final regulation value. If the \overline{SHDN} input signal is pulled low during the 70 µs delay period, the timer resets and the delay time starts over again on the next rising edge of the \overline{SHDN} input. The total time from the \overline{SHDN} input going high (turn-on) to the LDO output being in regulation is typically $\underline{160}$ µs. See Figure 4-4 for a timing diagram of the \overline{SHDN} input.




FIGURE 4-4: Shutdown Input Timing Diagram.

4.7 Dropout Voltage and Undervoltage Lockout

Dropout voltage is defined as the input-to-output voltage differential at which the output voltage drops 2% below the nominal value that was measured with a $V_R + 1.0V$ differential applied. The MCP1754/MCP1754S LDO has a very Low-Dropout voltage specification of 300 mV (typical) at 150 mA of output current. See **Section 1.0** "Electrical Characteristics" for maximum dropout voltage specifications.

The MCP1754/MCP1754S LDO operates across an input voltage range of 3.6V to 16.0V and incorporates input Undervoltage Lockout (UVLO) circuitry that keeps the LDO output voltage off until the input voltage reaches a minimum of 2.95V (typical) on the rising edge of the input voltage. As the input voltage falls, the LDO output remains on until the input voltage level reaches 2.70V (typical).

For high-current applications, voltage drops across the PCB traces must be taken into account. The trace resistances can cause significant voltage drops between the input voltage source and the LDO. For applications with input voltages near 3.0V, these PCB trace voltage drops can sometimes lower the input voltage enough to trigger a shutdown due to undervoltage lockout.

4.8 Overtemperature Protection

The MCP1754/MCP1754S LDO has temperature sensing circuitry to prevent the junction temperature from exceeding approximately +150°C. If the LDO junction temperature does reach +150°C, the LDO output is turned off until the junction temperature cools to approximately +137°C, at which point, the LDO output automatically resumes normal operation. If the internal power dissipation continues to be excessive, the device will again shut off. The junction temperature of the die is a function of power dissipation, ambient temperature and package thermal resistance. See Section 5.0 "Application Circuits and Issues" for more information on LDO power dissipation and junction temperature.

NOTES:

5.0 APPLICATION CIRCUITS AND ISSUES

5.1 Typical Application

The MCP1754/MCP1754S is most commonly used as a voltage regulator. Its low quiescent current and Low-Dropout voltage make it ideal for many battery-powered applications.




FIGURE 5-1: Typical Application Circuit.

5.1.1 APPLICATION INPUT CONDITIONS

Package Type = SOT23

Input Voltage Range = 3.6V to 4.8V

 V_{IN} Maximum = 4.8V V_{OUT} Typical = 1.8V

I_{OUT} = 50 mA maximum

5.2 Power Calculations

5.2.1 POWER DISSIPATION

The internal power dissipation of the MCP1754/ MCP1754S is a function of input voltage, output voltage and output current. The power dissipation, as a result of the quiescent current draw, is so low that it is insignificant (56.0 μA x $V_{IN}).$ The following equation can be used to calculate the internal power dissipation of the LDO.

EQUATION

$$P_{LDO} = (V_{IN(MAX)} - V_{OUT(MIN)}) \times I_{OUT(MAX)}$$

 P_{LDO} = LDO pass device internal power

dissipation

 $V_{IN(MAX)}$ = Maximum input voltage

 $V_{OUT(MIN)}$ = LDO minimum output voltage

The maximum continuous operating junction temperature specified for the MCP1754/MCP1754S is +150°C. To estimate the internal junction temperature of the MCP1754/MCP1754S, the total internal power dissipation is multiplied by the Thermal Resistance from Junction to Ambient (R θ_{JA}). The thermal resistance from junction to ambient for the SOT23A pin package is estimated at 336°C/W.

EQUATION

$$T_{J(MAX)} = P_{TOTAL} \times R \theta_{JA} + T_{A(MAX)}$$

 $T_{J(MAX)}$ = Maximum continuous junction

temperature

 P_{TOTAL} = Total device power dissipation

 $R\theta_{J\!A}$ = Thermal resistance from junction to

ambient

 $T_{A(MAX)}$ = Maximum ambient temperature

The maximum power dissipation capability of a package is calculated given the junction-to-ambient thermal resistance and the maximum ambient temperature for the application. The following equation can be used to determine the package maximum internal power dissipation.

EQUATION

$$P_{D(MAX)} = \frac{(T_{J(MAX)} - T_{A(MAX)})}{R \theta_{JA}}$$

 $P_{D(MAX)}$ = Maximum device power dissipation

 $T_{J(MAX)}$ = Maximum continuous junction

temperature

 $T_{A(MAX)}$ = Maximum ambient temperature

 $R\theta_{J\!A}$ = Thermal resistance from junction to

ambient

EQUATION

$$T_{J(RISE)} = P_{D(MAX)} \times R \theta_{JA}$$

 $T_{J(RISE)}$ = Rise in device junction temperature over the ambient temperature

 $P_{D(MAX}$ = Maximum device power dissipation

 $R\theta_{JA}$ = Thermal resistance from junction to

ambient

EQUATION

$$T_J = T_{J(RISE)} + T_A$$

 T_{J} = Junction temperature

 $T_{J(RISE)}$ = Rise in device junction temperature

over the ambient temperature

 T_A = Ambient temperature

5.3 Voltage Regulator

Internal power dissipation, junction temperature rise, junction temperature and maximum power dissipation are calculated in the following example. The power dissipation, as a result of ground current, is small enough to be neglected.

5.3.1 POWER DISSIPATION EXAMPLE

Package

Package Type = SOT-23

Input Voltage

 $V_{IN} = 3.6V \text{ to } 4.8V$

LDO Output Voltages and Currents

 $V_{OUT} = 1.8V$

I_{OUT} = 50 mA **Maximum Ambient Temperature**

$T_{A(MAX)} = +40^{\circ}C$

Internal Power Dissipation

Internal power dissipation is the product of the LDO output current multiplied by the voltage across the LDO ($V_{\rm IN}$ to $V_{\rm OUT}$).

 $P_{LDO(MAX)} = (V_{IN(MAX)} - V_{OUT(MIN)}) \times I_{OUT(MAX)}$ $P_{LDO} = (4.8V - (0.98 \times 1.8V)) \times 50 \text{ mA}$

P_{LDO} = 151.8 milliwatts

5.3.1.1 Device Junction Temperature Rise

The internal junction temperature rise is a function of internal power dissipation and the thermal resistance from junction to ambient for the application. The Thermal Resistance from Junction to Ambient ($R\theta_{JA}$) is derived from an EIA/JEDEC® standard for measuring thermal resistance for small surface-mount packages. The EIA/JEDEC specification is JESD51-7, "High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages". The standard describes the test method and board specifications for measuring the thermal resistance from junction to ambient. The actual thermal resistance for a particular application can vary depending on many factors, such as copper area and thickness. Refer to AN792, "A Method to Determine How Much Power a SOT23 Can Dissipate in an Application" (DS00792) for more information regarding this subject.

 $T_{J(RISE)} = P_{TOTAL} \times R\theta_{JA}$

 $T_{J(RISE)}$ = 151.8 milliwatts x 336.0°C/Watt

 $T_{J(RISE)} = 51^{\circ}C$

5.3.1.2 Junction Temperature Estimate

To estimate the internal junction temperature, the calculated temperature rise is added to the ambient or offset temperature. For this example, the worst-case junction temperature is estimated as follows:

$$T_J = T_{J(RISE)} + T_{A(MAX)}$$

 $T_J = 91^{\circ}C$

Maximum Package Power Dissipation Examples at +40°C Ambient Temperature

SOT-23A (336.0°C/Watt = $R\theta_{JA}$)

 $P_{D(MAX)} = (125^{\circ}C - 40^{\circ}C)/336^{\circ}C/W$

 $P_{D(MAX)} = 253 \text{ milliwatts}$

SOT-89 (153.3°C/Watt = $R\theta_{JA}$)

 $P_{D(MAX)} = (125^{\circ}C - 40^{\circ}C)/153.3^{\circ}C/W$

 $P_{D(MAX)} = 554 \text{ milliwatts}$

5.4 Voltage Reference

The MCP1754/MCP1754S can be used not only as a regulator, but also as a low quiescent current voltage reference. In many microcontroller applications, the initial accuracy of the reference can be calibrated using production test equipment or by using a ratio measurement. When the initial accuracy is calibrated, the thermal stability and line regulation tolerance are the only errors introduced by the MCP1754/MCP1754S LDO. The low-cost, low quiescent current and small ceramic output capacitor are all advantages when using the MCP1754/MCP1754S as a voltage reference.




FIGURE 5-2: Using the MCP1754/MCP1754S as a Voltage Reference.


5.5 Pulsed Load Applications

For some applications, there are pulsed load current events that may exceed the specified 150 mA maximum specification of the MCP1754/MCP1754S. The internal current limit of the MCP1754/MCP1754S prevents high peak load demands from causing non-recoverable damage. The 150 mA rating is a maximum average continuous rating. As long as the average current does not exceed 150 mA, pulsed higher load currents can be applied to the MCP1754/MCP1754S. The typical current limit for the MCP1754/MCP1754S is 250 mA (T_A +25°C).


6.0 PACKAGING INFORMATION

6.1 Package Marking Information







| Part Number | Code |
|--------------------|---------|
| MCP1754S-1802E/DB | 1754S18 |
| MCP1754ST-1802E/DB | 1754S18 |
| MCP1754S-3302E/DB | 1754S33 |
| MCP1754ST-3302E/DB | 1754S33 |
| MCP1754S-5002E/DB | 1754S50 |
| MCP1754ST-5002E/DB | 1754S50 |



3-Lead SOT-23A (MCP1754S only)




| MCP1754ST-1802E/CB | JCNN |
|-----------------------|------|
| | |
| MCP1754ST-3302E/CB | JDNN |
| MCP1754ST-5002E/CB | JENN |
| MCP1754ST-5002E/CBVAO | JENN |




Example:

3-Lead SOT-89 (MCP1754S only)



| Part Number | Code |
|--------------------|--------|
| MCP1754ST-1802E/MB | MTYYWW |
| MCP1754ST-3302E/MB | MUYYWW |
| MCP1754ST-5002E/MB | MVYYWW |



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator ((e3))


can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


L_____

Package Marking Information (Continued)


5-Lead SOT-223 (2x3) (MCP1754 only)




| Part Number | Code |
|-------------------|--------|
| MCP1754T-1802E/DC | 175418 |
| MCP1754T-3302E/DC | 175433 |
| MCP1754T-5002E/DC | 175450 |



5-Lead SOT-23 (2x3) (MCP1754 only)



| Part Number | Code |
|----------------------|------|
| MCP1754T-1802E/OT | YQNN |
| MCP1754T-3302E/OT | YRNN |
| MCP1754T-5002E/OT | YSNN |
| MCP1754T-3302E/OTV01 | YRNN |
| MCP1754T-3302E/OTVAO | YRNN |




8-Lead DFN (2x3) (MCP1754 only)




| Part Number | Code | Part Number | Code |
|-------------------|------|--------------------|------|
| MCP1754-1802E/MC | AKG | MCP1754S-1802E/MC | ALN |
| MCP1754-3302E/MC | AKH | MCP1754S-3302E/MC | ALM |
| MCP1754-5002E/MC | AKJ | MCP1754S-5002E/MC | ALL |
| MCP1754T-1802E/MC | AKG | MCP1754ST-1802E/MC | ALN |
| MCP1754T-3302E/MC | AKH | MCP1754ST-3302E/MC | ALM |
| MCP1754T-5002E/MC | AKJ | MCP1754ST-5002E/MC | ALL |


Example:




3-Lead Plastic Small Outline Transistor (DB) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-032 Rev D Sheet 1 of 2

3-Lead Plastic Small Outline Transistor (DB) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|-----------------------|--------|-------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Leads | N | | 3 | |
| Lead Pitch | е | | 2.30 BSC | |
| Outside lead pitch | e1 | | 4.60 BSC | |
| Overall Height | Α | ı | ı | 1.80 |
| Standoff | A1 | 0.02 | ı | 0.10 |
| Molded Package Height | A2 | 1.50 | 1.60 | 1.70 |
| Overall Width | Е | 6.70 | 7.00 | 7.30 |
| Molded Package Width | E1 | 3.30 | 3.50 | 3.70 |
| Overall Length | D | 6.30 | 6.50 | 6.70 |
| Lead Thickness | С | 0.23 | 0.30 | 0.35 |
| Lead Width | b1 | 0.60 | 0.76 | 0.84 |
| Tab Lead Width | b2 | 2.90 | 3.00 | 3.10 |
| Foot Length | L | 0.75 | - | - |
| Lead Angle | ф | 0° | - | 10° |

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-032 Rev D Sheet 2 of 2

3-Lead Plastic Small Outline Transistor (DB) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|-------------------------|------------------|----------|-------------|------|--|
| Dimension | Dimension Limits | | NOM | MAX | |
| Contact Pitch | Е | | 2.30 BSC | | |
| Contact Pitch | E1 | 4.60 BSC | | | |
| Contact Pad Spacing | С | | 5.90 | | |
| Contact Pad Width (X3) | X1 | | | 0.95 | |
| Contact Pad Width | X2 | | | 3.25 | |
| Contact Pad Length (X4) | Y1 | · | | 2.15 | |


Notes:


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2032 Rev D

3-Lead Plastic Small Outline Transistor (CB) [SOT-23A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-130 Rev C Sheet 1 of 2

3-Lead Plastic Small Outline Transistor (CB) [SOT-23A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|--------------------------|--------|-------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Pins | N | | 3 | |
| Lead Pitch | е | | 0.95 BSC | |
| Outside Lead Pitch | e1 | | 1.90 BSC | |
| Overall Height | Α | 0.90 | - | 1.45 |
| Molded Package Thickness | A2 | 0.90 | - | 1.30 |
| Standoff | A1 | 0.00 | - | 0.15 |
| Overall Width | Е | 2.10 | - | 3.00 |
| Molded Package Width | E1 | 1.20 | - | 1.80 |
| Overall Length | D | 2.70 | - | 3.10 |
| Foot Length | L | 0.15 | - | 0.60 |
| Footprint | (L1) | 0.54 REF | | |
| Foot Angle | φ | 0° | - | 30° |
| Lead Thickness | С | 0.09 | - | 0.26 |
| Lead Width | b | 0.30 | - | 0.51 |

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-130 Rev C Sheet 2 of 2

3-Lead Plastic Small Outline Transistor (CB) [SOT-23A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|-------------------------|------------------|--|-------------|------|--|
| Dimension | Dimension Limits | | NOM | MAX | |
| Contact Pitch | Е | | 0.95 BSC | | |
| Contact Pad Spacing | C | | 2.60 | | |
| Contact Pad Width (X3) | X1 | | | 0.30 | |
| Contact Pad Length (X3) | Y1 | | | 1.15 | |


Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2130 Rev B

3-Lead Plastic Small Outline Transistor (MB) - [SOT-89]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-029C Sheet 1 of 2

3-Lead Plastic Small Outline Transistor (MB) - [SOT-89]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIM | ETERS | |
|------------------------------|--------|--------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Leads | Ν | | 3 | |
| Pitch | е | | 1.50 BSC | |
| Outside Lead Pitch | e1 | | 3.00 BSC | |
| Overall Height | Α | 1.40 | 1.50 | 1.60 |
| Overall Width | Η | 3.94 | 4.10 | 4.25 |
| Molded Package Width at Base | Е | | 2.50 BSC | |
| Molded Package Width at Top | E1 | 2.13 | 2.20 | 2.29 |
| Overall Length | D | | 4.50 BSC | |
| Tab Length (Option A) | D1A | 1.63 | 1.73 | 1.83 |
| Tab Length (Option B) | D1B | 1.40 | 1.60 | 1.75 |
| Tab Length (Option C) | D1C | 1.62 | 1.73 | 1.83 |
| Foot Length | ┙ | 0.79 | 1.10 | 1.20 |
| Lead Thickness | С | 0.35 | 0.40 | 0.44 |
| Lead 2 Width | b | 0.41 | 0.50 | 0.56 |
| Leads 1 & 3 Width | b1 | 0.36 | 0.42 | 0.48 |

Notes:


- 1. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-029C Sheet 2 of 2

3-Lead Plastic Small Outline Transistor (MB) - [SOT-89]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | MILLIMETERS | | | | |
|------------------|-------------|------------|--|--|--|
| Dimension Limits | MIN NOM MA | | | | |
| С | | 1.50 (BSC) | | | |
| X (3 PLACES) | 0.900 | | | | |
| X1 | | 1.733 | | | |
| X2 (2 PLACES) | | 0.416 | | | |
| G (2 PLACES) | | 0.600 | | | |
| Y (2 PLACES) | | 1.300 | | | |
| Y1 | | 3.125 | | | |
| Y2 | | 1.475 | | | |
| Y3 | | 0.825 | | | |
| Y4 | | 1.000 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2029C

5-Lead Plastic Small Outline Transistor (DC) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-137 Rev C Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (DC) [SOT-223]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|-----------------------|--------|-------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Leads | N | | 5 | |
| Lead Pitch | е | | 1.27 BSC | |
| Outside lead pitch | e1 | | 5.08 BSC | |
| Overall Height | Α | 1 | - | 1.80 |
| Standoff | A1 | 0.02 | 0.06 | 0.10 |
| Molded Package Height | A2 | 1.55 | 1.60 | 1.65 |
| Overall Width | Е | 6.86 | 7.00 | 7.26 |
| Molded Package Width | E1 | 3.45 | 3.50 | 3.55 |
| Overall Length | D | 6.45 | 6.50 | 6.55 |
| Lead Thickness | С | 0.24 | 0.28 | 0.32 |
| Lead Width | b | 0.41 | 0.46 | 0.51 |
| Tab Lead Width | b2 | 2.95 | 3.00 | 3.05 |
| Foot Length | L | 0.91 | - | - |
| Lead Angle | ф | 0° | - | 10° |

Notes:

Note:

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-137 Rev C Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (DC) [SOT-223]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|----------------------------|------------------|----------|-------------|------|--|
| Dimension | Dimension Limits | | NOM | MAX | |
| Contact Pitch | Е | 1.27 BSC | | | |
| Contact Pitch | E1 | | 5.08 BSC | | |
| Contact Pad Spacing | С | | 6.00 | | |
| Contact Pad Width (X5) | X1 | | | 0.65 | |
| Contact Pad Width | X2 | | | 3.20 | |
| Contact Pad Length (X6) | Y1 | | | 2.00 | |
| Distance Between Pads (X4) | G1 | 0.62 | | | |


Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2137 Rev B

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




SIDE VIEW

Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|--------------------------|-------------|-------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Pins | N | | 5 | |
| Pitch | е | | 0.95 BSC | |
| Outside lead pitch | e1 | | 1.90 BSC | |
| Overall Height | Α | 0.90 | - | 1.45 |
| Molded Package Thickness | A2 | 0.89 | - | 1.30 |
| Standoff | A1 | - | - | 0.15 |
| Overall Width | Е | | 2.80 BSC | |
| Molded Package Width | E1 | | 1.60 BSC | |
| Overall Length | D | | 2.90 BSC | |
| Foot Length | L | 0.30 | - | 0.60 |
| Footprint | L1 | 0.60 REF | | |
| Foot Angle | θ | 0° - 10° | | |
| Lead Thickness | С | 0.08 - 0.26 | | |
| Lead Width | b | 0.20 | - | 0.51 |

Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|-------------------------|----|-------------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | | 0.95 BSC | |
| Contact Pad Spacing | С | | 2.80 | |
| Contact Pad Width (X5) | Х | | | 0.60 |
| Contact Pad Length (X5) | Υ | | | 1.10 |
| Distance Between Pads | G | 1.70 | | |
| Distance Between Pads | GX | 0.35 | | · |
| Overall Width | Z | | | 3.90 |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-123 Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|-------------------------|------------------|----------|----------|------|
| Dimension | Dimension Limits | | NOM | MAX |
| Number of Terminals | Ζ | | 8 | |
| Pitch | е | | 0.50 BSC | |
| Overall Height | Α | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | 0.20 REF | | |
| Overall Length | D | 2.00 BSC | | |
| Exposed Pad Length | D2 | 1.30 | - | 1.55 |
| Overall Width | Е | | 3.00 BSC | |
| Exposed Pad Width | E2 | 1.50 | - | 1.75 |
| Terminal Width | b | 0.20 | 0.25 | 0.30 |
| Terminal Length | L | 0.30 | 0.40 | 0.50 |
| Terminal-to-Exposed-Pad | K | 0.20 | - | - |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 $\label{eq:REF:Reference Dimension, usually without tolerance, for information purposes only. \\$

Microchip Technology Drawing C04-123 Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| Units | | MILLIMETERS | | |
|--------------------------------|----|-------------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | 0.50 BSC | | |
| Optional Center Pad Width | X2 | | | 1.55 |
| Optional Center Pad Length | Y2 | | | 1.75 |
| Contact Pad Spacing | C | | 3.00 | |
| Contact Pad Width (X8) | X1 | | | 0.30 |
| Contact Pad Length (X8) | Y1 | | | 0.85 |
| Contact Pad to Center Pad (X8) | G1 | 0.20 | | |
| Thermal Via Diameter | V | | 0.30 | |
| Thermal Via Pitch | EV | | 1.00 | |

Notes

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2123 Rev E

APPENDIX A: REVISION HISTORY

Revision E (March 2025)

- Updated parameter Load Regulation in AC/DC Characteristics table.
- 2. Updated Package Outline Drawings in **Section 6.0 "Packaging Information"**.

Revision D (March 2021)

- 1. Updated Temperature Specifications(1) table.
- Corrections added to Section 5.3 "Voltage Regulator".
- 3. Updated Section 6.0 "Packaging Information" with Automotive examples.
 - a) Updated Package Drawings for SOT-23 and SOT-89.
- 4. Updated Product Identification System with Automotive examples.
- 5. Minor editorial corrections.

Revision C (September 2013)

The following is the list of modifications:

- Corrected Product Identification System examples.
- 2. Minor editorial corrections.

Revision B (April 2013)

The following is the list of modifications:

- Updated Note 5 in the AC/DC Characteristics table.
- 2. Updated Figure 2-20.
- 3. Minor grammatical and spelling corrections.

Revision A (August 2011)

1. Original release of this document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. X- | XX | Examples: |
|---|---|---|
| Device Tape | Output Feature Tolerance Temp. Package | a) MCP1754T-1802E/DC: 1.8V, 5LD SOT-223, Tape and Reel |
| and Reel | | b) MCP1754T-3302E/DC: 3.3V, 5LD SOT-223, Tape and Reel |
| Device: | MCP1754: 150 mA, 16V High-Performance LDO | c) MCP1754T-5002E/DC: 5.0V, 5LD SOT-223, Tape and Reel |
| | MCP1754T: 150 mA, 16V High-Performance LDO (Tape and Reel) (SOT) | a) MCP1754T-1802E/OT: 1.8V, 5LD SOT-23, Tape and Reel |
| MCP1754S: MCP1754S | MCP1754S: 150 mA, 16V High-Performance LDO 150 mA, 16V High-Performance LDO (Tape and Reel) (SOT) | b) MCP1754T-3302E/OT: 3.3V, 5LD SOT-23, Tape and Reel |
| | (Tape and Reel) (SOT) | c) MCP1754T-3302E/OTV01: 3.3V, 5LD SOT-23, Tape and Reel |
| Tape and Reel: | T = Tape and Reel | d) MCP1754T-3302E/OTVAO: 3.3V, 5LD SOT-23, Tape and Reel |
| Output Voltage*: | 18 = 1.8V "Standard" | e) MCP1754T-5002E/OT: 5.0V, 5LD SOT-23, Tape and Reel |
| | 33 = 3.3V "Standard" | a) MCP1754T-1802E/MC: 1.8V, 8LD DFN, Tape and Reel |
| | 50 = 5.0V "Standard" *Contact factory for other voltage options | b) MCP1754T-3302E/MC: 3.3V, 8LD DFN, Tape and Reel |
| | o 5: 1 | c) MCP1754T-5002E/MC: 5.0V, 8LD DFN, Tape and Reel |
| Extra Feature Code: | 0 = Fixed | a) MCP1754ST-3302E/DB: 3.3V, 3LD SOT-223, Tape and Reel |
| Tolerance: | 2 = 2% (Standard) | b) MCP1754ST-5002E/DB: 5.0V, 3LD SOT-223, Tape and Reel |
| Temperature Range: | $E = -40^{\circ}C \text{ to } +125^{\circ}C$ | a) MCP1754ST-1802E/CB: 1.8V, 3LD SOT-23A, Tape and Reel |
| DB* = Plastic Sm DC = Plastic Sm MB = Plastic Sm MC = Plastic Du OT = Plastic Sm *Note: The 3-lead S | | b) MCP1754ST-3302E/CB: 3.3V, 3LD SOT-23A, Tape and Reel |
| | , | c) MCP1754ST-5002E/CB: 5.0V, 3LD SOT-23A, Tape and Reel |
| | | d) MCP1754ST-5002E/CBVAO: 5.0V, 3LD SOT-23A, Tape and Reel |
| | | a) MCP1754ST-1802E/MB: 1.8V, 3LD SOT-89, Tape and Reel |
| | | b) MCP1754ST-3302E/MB: 3.3V, 3LD SOT-89, Tape and Reel |
| | | c) MCP1754ST-5002E/MB: 5.0V, 3LD SOT-89, Tape and Reel |
| | | a) MCP1754ST-1802E/MC: 1.8V, 8LD DFN, Tape and Reel |
| | | b) MCP1754ST-3302E/MC: 3.3V, 8LD DFN, Tape and Reel |
| | | c) MCP1754ST-5002E/MC: 5.0V, 8LD DFN, Tape and Reel |

NOTES:

Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks.

ISBN: 979-8-3371-0926-8

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code.
 Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.