

# PSoC™ Automotive Multitouch generation 6L slider

## Features

- Automotive Electronics Council (AEC)-Q100 qualified
- Multitouch capacitive slider controller
  - 32-bit Arm® Cortex® CPU
  - Register-configurable
  - Noise-suppression technologies for EMI
    - Effective 20-V drive for higher signal-to-noise ratio (SNR)<sup>[1]</sup>
    - Auto armor technology improves both electromagnetic emissions and immunity
  - Water rejection and wet-finger tracking using dual sense capability
  - Multitouch glove with automatic mode switching
    - Ten fingers with thin glove ( $\leq 1$  mm thick)
    - Two fingers with thick glove ( $\leq 5$  mm thick)
  - Up to 3 TX configuration supported
  - Large object rejection
  - Supports 1 TX single layer configuration
  - Automatic baseline tracking to environmental changes
  - Low-power look-for-touch mode
  - Field upgrades via bootloader
  - Infineon Manufacturing Test Kit (MTK)
  - Slider sensor self-test
  - Low-power CAPSENSE™ wake-up button with power consumption of 50  $\mu$ A
- System performance (configuration dependent)
  - Up to 48 sense pins, 135 intersections (45 RX and 3TX)
  - Swipe speed of up to 1000 mm/s
  - Reports up to ten fingers
  - Small finger support down to 4 mm
  - Support up to 10 capacitive sensing buttons
  - Refresh rate up to 250 Hz; other rates configurable
  - TX frequency up to 350 kHz

## Note

1. Effective voltage when using 17 multi-phase TX and 5-V  $V_{\text{CCTX}}$  supply.

---

## Features

- Power (configuration-dependent)
  - 1.71 V to 1.95 V and 3.0 V to 5.5 V logic and digital I/Os supply
  - 3.0 V to 5.5 V analog supply
  - 9 mW average power
  - 11 µW typical Deep Sleep power
- Sensor and system design (configuration-dependent)
  - Supports a variety of slider sensors and stackups
    - Manhattan, diamond
    - Plastic (PET) and glass-sensor substrates
    - Metal mesh
- Communication interface
  - I<sup>2</sup>C slave at 100 and 400 kbps
  - SPI slave bit rates up to 8 Mbps
- Package
  - 56-lead QFN wettable flank, 8 × 8 × 1 mm, 0.5 mm pin-pitch
  - 64-lead TQFP 10 × 10 × 1.4 mm, 0.5 mm pin-pitch
- Ambient temperature range
  - Automotive-A: -40°C to 85°C
  - Automotive-S: -40°C to 105°C

## Table of contents

<b>Features .....</b>	<b>1</b>
<b>Table of contents.....</b>	<b>3</b>
<b>1 Slider system overview .....</b>	<b>4</b>
<b>2 CYAT6165X overview .....</b>	<b>5</b>
<b>3 Features overview .....</b>	<b>6</b>
3.1 Auto armor technology.....	6
3.2 Water rejection.....	6
3.3 Wet-finger tracking .....	6
3.4 Glove.....	6
3.5 Automatic mode switching .....	6
3.6 Large finger tracking.....	6
3.7 Large object detection and rejection.....	6
3.8 Look-for-Touch .....	6
<b>4 Slider system specifications.....</b>	<b>7</b>
4.1 System performance specifications .....	7
<b>5 System design options .....</b>	<b>9</b>
5.1 CAPSENSE™ button/FPC support.....	9
5.2 Sensors .....	9
<b>6 Power supply information .....</b>	<b>11</b>
6.1 Required external components.....	11
6.2 Voltage coefficient .....	12
<b>7 Power states summary.....</b>	<b>15</b>
<b>8 Pin information .....</b>	<b>16</b>
<b>9 Electrical Specifications .....</b>	<b>22</b>
9.1 Absolute maximum ratings .....	22
9.2 Operating temperature .....	22
9.3 DC specifications.....	23
9.3.1 Flash specifications.....	23
9.3.2 Chip-level DC specifications .....	24
9.3.3 I/O port 0 (P0[0:1]) DC specifications .....	25
9.3.4 I/O port 1 (P1[0:3]) and XRES DC specifications .....	26
9.4 AC specifications.....	27
9.4.1 SWD interface AC specifications.....	27
9.4.2 Chip-level AC specifications .....	28
9.4.3 I2C specifications .....	29
9.4.4 SPI specifications .....	31
<b>10 Packaging information .....</b>	<b>32</b>
10.1 Thermal impedance and moisture sensitivity.....	33
10.2 Solder reflow specifications .....	33
<b>11 Ordering information .....</b>	<b>34</b>
11.1 Ordering code definitions.....	34
<b>12 Acronyms .....</b>	<b>35</b>
<b>13 Reference documents.....</b>	<b>36</b>
<b>14 Document conventions.....</b>	<b>37</b>
14.1 Units of measure .....	37
14.2 Port nomenclature.....	37
<b>15 Glossary .....</b>	<b>38</b>
<b>Revision history .....</b>	<b>39</b>

# 1 Slider system overview




Figure 1 CYAT6165X typical system diagram

## 2 CYAT6165X overview

A capacitive slider detects changes in capacitance to determine the location of one or more fingers on the surface of the slider. A typical slider system consists of a capacitive slider sensor, an FPC bonded to the sensor, and the slider controller mounted on the FPC. The FPC connects the slider controller to the host processor. Users can interact with the user interface through finger movements and gestures on the surface of the slider.

CYAT6165X is a capacitive slider controller with the sensing and processing technology to resolve the locations and report the positions of up to ten fingers on the slider. The slider controller converts an array of sensor capacitances into an array of digital values, which are processed by touch-detection and position-resolution algorithms in the controller. These algorithms determine the location and signal magnitude of each finger on the slider.

Infineon provides:


- Application firmware
- Design guidance for the sensor and FPC
- Slider sensor MTK

The CYAT6165X functional block diagram is shown in **Figure 2**. This device contains a high-performance Arm® 32-bit CPU with an integrated hardware multiply unit. This CPU controls all sensing and processing of measured capacitance results to allow tracking and reporting touches. The controller is optimized for low power and fast response time, with built-in support for manufacturing test. The slider controller communicates with a host through an I<sup>2</sup>C slave interface at up to 400 kbps or an SPI interface at up to 8 Mbps.

CYAT6165X collects the slider sensor information using the touch subsystem. This touch subsystem consists of a 5 V TX pump, TX drivers, RX channels, and a programmable transmit/receive (TX/RX) multiplexer. The multiplexer electrically connects the analog front end of each RX channel and TX driver to the appropriate row and column electrodes of the slider sensor.

The controller TX/RX multiplexer allows flexibility of chip placement on the FPC. All pins connecting to the slider sensor are programmable as either TX or RX.

Infineon reference documents are available under NDA through your local Infineon sales representative or write to [automotive@infineon.com](mailto:automotive@infineon.com).



**Figure 2** CYAT6165X functional block diagram

### **3 Features overview**

#### **3.1 Auto armor technology**

The auto armor technology improves both electromagnetic emissions and immunity. It ensures no false finger touches when CYAT6165X is exposed to electromagnetic waves.

#### **3.2 Water rejection**

The water droplets can cause false touches to be reported. However, CYAT6165X continues to operate in the presence of water droplets or condensation. CYAT6165X enables water rejection using dual sense, Infineon's patented self- and mutual-capacitance sensing ability.

#### **3.3 Wet-finger tracking**

In a slider system, moisture on fingers can cause false touches to be reported and make tracking of fingers across the slider difficult. CYAT6165X can detect and track fingers that are wet and enable more robust functionality of the slider, using dual sense. This includes sweaty fingers touching the slider or fingers moving across a mist-covered slider.

#### **3.4 Glove**

CYAT6165X detects and tracks gloved fingers. Glove support allows navigating the slider without having to remove gloves or without the use of expensive conductive gloves. Tracking of gloved fingers is supported by automatic mode switching, which automatically transitions between tracking gloved fingers and other touch-tracking modes. Ten-finger glove-touch is supported for thin gloves ( $\leq 1$  mm thick) and two-finger operation is supported for thick gloves ( $\leq 5$  mm thick).

#### **3.5 Automatic mode switching**

CYAT6165X supports automatic mode switching which detects and tracks a new touch object type without requiring manual selection of the touch type from the user. Automatic mode switching allows an uninterrupted user experience when switching between a bare finger, gloved finger, fingernail, or wet finger.

#### **3.6 Large finger tracking**

A well-designed slider system must correctly report a large finger or thumb as only a single touch. If this is not supported, a large finger can incorrectly be reported as two or more touches, hampering the user experience. When an object, such as a thumb, is pressed against the slider sensor, CYAT6165X ensures that only one touch is reported at the center of the object.

#### **3.7 Large object detection and rejection**

It is important to be able to detect the presence of a large object on the slider sensor. CYAT6165X can determine the presence of a large object, such as a fist or palm, from the slider data. This presence may either be rejected or reported to the host.

#### **3.8 Look-for-touch**

The look-for-touch is a low-power and fast-wakeup mode, in which the slider sensor is measured for an increase in self-capacitance. An increase in self-capacitance indicates that a touch is present. Because it is only necessary to detect a finger's presence, and not location, the sensing can be done at a much lower SNR, requiring less time and power. Look-for-touch sensing is used to implement multiple functions, including wake-on-touch and fast first-touch response.

## 4 Slider system specifications

This section specifies the slider system performance delivered by CYAT6165X. For definitions, justification of parameters, and test methodologies, refer to the Infineon specification **PSoC™ Automotive Multitouch touchscreen controller user interface performance definitions (001-49389)**<sup>[2]</sup>.

### 4.1 System performance specifications

The system performance specifications in **Table 1**<sup>[3]</sup> and **Table 2**<sup>[4]</sup> are valid under these conditions:  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ <sup>[5]</sup> for Grade-A devices,  $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ <sup>[5]</sup> for Grade-S devices;  $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{CCD} \leq 1.95\text{ V}$ ,  $3.0\text{ V} \leq V_{DDA} \leq 5.5\text{ V}$ , unless otherwise noted. Typical values are specified at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD} = V_{CCD} = 1.8\text{ V}$ , core low dropout regulator (LDO) disabled, and  $V_{DDA} = 3\text{ V}$ , unless otherwise noted. Data is validated using 1 TX configuration, 5-mm electrode pitch. Contact the local Infineon sales representative for information on the system performance conditions to guarantee the specifications in **Table 1**. The performance conditions and specifications are valid only for sensors approved by Infineon for use with CYAT6165X and produced by qualified Infineon partners.

Contact [automotive@infineon.com](mailto:automotive@infineon.com) to discuss any deviations.

**Table 1 Typical system performance specifications (Configuration dependent)**

Category	Conditions	Core	Unit
Accuracy	6–12 mm diameter finger	0.5	mm
	Glove ( $\leq 1\text{ mm}$ thick)	2	
	Glove ( $1 < \text{thick} \leq 5\text{ mm}$ )	4	

#### Notes

- Infineon reference documents are available under NDA through your local Infineon sales representative. You can also direct your requests to [automotive@infineon.com](mailto:automotive@infineon.com).
- Typical, as represented by 85% of the sample data measured. Accuracy is measured at points across the entire panel at 1.1 mm intervals.
- Typical, as represented by the average values from the Infineon specification, PSoC™ Automotive Multitouch touchscreen controller user interface performance definitions (001-49389).
- System performance specifications are dependent on the combination of slider controller, display, slider, and environment noise and temperature. Infineon guarantees the performance of the touch controller over this temperature range, but system performance may be impacted by the response of these other elements.

Slider system specifications

**Table 2** System performance specifications (Configuration dependent)

Category	Description	Conditions	Min	Typ	Max	Unit
Jitter	Delta in reported X, Y position, for non-moving finger	5–12 mm diameter finger	–	0.5	–	mm
Refresh rate	–	One finger on panel	60	200	250 <sup>[6]</sup>	Hz
Response time	Active response time	First finger down	–	–	30	ms
Swipe speed	–	–	–	300	1000	mm/s
Low power wake-up button	Power consumption	3.3 V, 100 ms scan rate	–	50	–	μA
Power	In Active state	1 finger, 60 Hz refresh rate	–	–	180	mW
	In Active look-for-touch state	–	–	–	30	
	Average power <sup>[7]</sup>	Active state for 25% of touch activity and in Deep Sleep state for 75% of touch activity	–	9	–	
	In Deep Sleep state	–	–	11	–	μW

**Notes**

6. Requires setting TX pulses for mutual-cap and self-cap to 8 and no noise in the environment.
7. See **“Power states summary”** on page 15 for power state transition details and refresh interval configuration for each state. Average power is the power consumed during the active and Deep Sleep states, and is calculated using this equation:  $(0.25 \times 120 \text{ mW}) + (0.75 \times 0.030 \text{ mW}) = 30 \text{ mW}$ .



## 5 System design options

### 5.1 CAPSENSE™ button/FPC support

The CYAT6165X controller supports a maximum of 10 physical CAPSENSE™ buttons.


Detailed FPC development guidelines, including EMI shielding, are available in the **PSoC™ Automotive Multitouch touchscreen controller module design best practices (001-50467)**.

### 5.2 Sensors


Infineon supports the following sensor patterns:

- Single-solid diamond (SSD)
- Dual-solid diamond (DSD)
- Manhattan-3 (MH3)


**Figure 3** through **Figure 5** show examples of SSD, DSD, and MH3 sensor patterns and unit cells.



**Figure 3** Single-solid diamond pattern and unit cell



**Figure 4** Dual-solid diamond unit cell



**Figure 5 Manhattan-3 pattern and unit cell**

Infineon continues to develop additional patterns and materials to increase performance and decrease system cost.

The specific sensor pattern used varies based on the mechanical, electrical, optical, and cost constraints; all of these factors must be considered for an optimal solution.

Following is an example:

- Overlays/lens thickness < 1 mm should not use SSD due to large signal disparity (SD).

To learn more about how to design sensors using stackups and materials, see the **PSoC™ Automotive Multitouch touchscreen controller module design best practices (001-50467)**.

## 6 Power supply information

CYAT6165X contains four power pins: VDDA, VDDA\_Q, VDDD, and VCCD. VDDA supplies power to the chip's analog circuitry, TX pump, and drivers. VDDA\_Q supplies power to the RX analog circuitry. VDDD supplies power to the digital I/Os, core LDO regulator, supply monitors, and external reset circuitry ( $\overline{\text{XRES}}$ ). VCCD supplies power to the CPU core, and may be configured as an input or output, depending on if a 1.71 V–1.95 V  $V_{\text{DDD}}$  supply is used.

### 6.1 Required external components

The touch controller requires external components for proper device operation. Quantities are dependent on the power supply configuration used. External capacitors require an X5R dielectric characteristic or better. It is recommended to use an X7R dielectric characteristic or better for high-frequency 0.1  $\mu\text{F}$ /0.22  $\mu\text{F}$  capacitors.

**VDDA:**

- 1.0  $\Omega$ , 5% tolerance resistor
- 0.1  $\mu\text{F}$  capacitor
- 1  $\mu\text{F}$  capacitor (2.2  $\mu\text{F}$  in high low-frequency noise)

**VDDA\_Q:**

- 1.0  $\Omega$ , 5% tolerance resistor
- 0.1  $\mu\text{F}$  capacitor
- 1  $\mu\text{F}$  capacitor (2.2- $\mu\text{F}$  in high low-frequency noise)

**VDDD:**

- 0.1  $\mu\text{F}$  capacitor
- 4.7  $\mu\text{F}$  capacitor

**VCCD:**

- 0.1  $\mu\text{F}$  capacitor


**VCCTX:**

- 0.22  $\mu\text{F}$  capacitor (configurations with the VCCTX pump enabled)


## 6.2 Voltage coefficient

The actual capacitance of external capacitors may be reduced with higher bias voltage. Check the capacitor datasheet for the voltage coefficient. Capacitors used for power supply decoupling or filtering are operated under a continuous DC-bias. Many capacitors used with DC power across them provide less than their target capacitance, and their capacitance is not constant across their working voltage range. When selecting capacitors for use with this device verify that the selected components provide the required capacitance under the specific operating conditions of temperature and voltage used in your design. While the temperature ratings of a capacitor are normally found as part of its catalog part number (for example, X7R, C0G, Y5V), the matching voltage coefficient may only be available on the component datasheet or direct from the manufacturer. Use of components that do not provide the required capacitance under the actual operating conditions may cause the device to perform to less than the datasheet specifications.

The available power configurations, with the TX pump enabled, are shown in [Figure 6](#) and [Figure 8](#). [Figure 7](#), [Figure 9](#), and [Figure 10](#) show power supply configurations with the TX pump disabled.



**Figure 6** Dual supplies (inc. 1.8 V), TX pump enabled



**Figure 7** Dual supplies (inc. 1.8 V), TX pump disabled

Power supply information




Figure 8 Single supply, TX pump enabled




Figure 9 Single supply, TX pump disabled

Power supply information




Figure 10 Dual supplies (no 1.8 V), TX pump disabled

## 7 Power states summary

The CYAT6165X controller has four power states, illustrated in [Figure 11](#):

- Active, where the slider is actively scanned to determine the presence of a touch and identify the touch coordinates.
- Active look-for-touch, where the device performs a fast self-capacitive scan to determine if a touch exists.
- Low-power, where the slider is scanned for touch presence at a much slower rate.
- Deep Sleep, where the slider is not scanned and CYAT6165X is in a Low-power state with no processing.


The CYAT6165X controller automatically manages transitions between three power states (Active, Active Look-for-touch, and Low Power). The host can force transition in and out of the fourth power state (Deepsleep).

The Active state emphasizes low refresh time for accurate finger tracking, the active look-for-touch state allows fast first-touch response, and the low power state enables low power consumption during periods of no touch activity. In all three states, the CYAT6165X controller periodically scans the panel to determine the presence of a touch. If a touch is present, the controller either enters or remains in the active state where it identifies the touch coordinates. These tasks occur at different rates in the three states and the detection of touches affects transitions between the states. Transition from Active to Active look-for-touch occurs when no touch is detected.

The host can request to disable low-power thus forcing CYAT61X controller to stay out of the Low-power state at all times for the fastest response to the first touch on the panel.

The following parameters configure power states, which can be configured by the host:

- Refresh Interval (register ACT\_INTRVL) sets the minimum time between the start of subsequent slider scans in the active state.
- Active Look-for-touch Interval (register ACT\_LFT\_INTRVL) sets the minimum refresh time in the active look-for-touch state.
- Active Mode Timeout (register TCH\_TMOUT) sets the period of time in which no touch is detected during the active look-for-touch state before transitioning to the low power state.
- Low-Power Interval (register LP\_INTRVL) sets the time in the Low-power state between slider scans.
- Deep Sleep is entered via a command from the host to move the device into the Deep Sleep state. Automatic entry into the Low-power state is enabled by setting the LOW\_POWER\_ENABLE parameter.



**Figure 11** CYAT6165X power states and transitions

## 8 Pin information

CYAT6165X is available in a 56-lead QFN wettable flank package and 64-lead TQFP package. This section lists pin names, descriptions, and mappings to the physical package. Input and output pins may have more than one possible configuration. Guidance for each configuration option is provided below:

**XY:** XY pins may be configured as either transmit (TX) drive or receive (RX) sense, allowing each design to be optimized based on the sensor pattern and layout. See **PSoC™ Automotive Multitouch touchscreen controller module design best practices (001-50467)**, for guidelines. To configure the device for lowest power, leave unused XY pins unconnected. TX and RX pins are tied to VSS internally during the Deepsleep power state.

**P1:** Unused port 1 pin should be left unconnected.

**External Reset ( $\overline{\text{XRES}}$ ):** If the  $\overline{\text{XRES}}$  pin is unused, it must be connected to V<sub>DD</sub> (either directly or through an external resistor).

**SWD:** Serial wire debug (SWD) is the recommended programming mode for all designs. If SWD is not used on the target board, use the bootloader to upgrade firmware.

**COMM\_INT:** The COMM\_INT pin is required. This interrupt pin is used for the host communication. If resistive mode is used, note that all I/Os are Hi-Z during chip initialization (after XRES or bootloader exit), so an additional external resistor is recommended.

**P1[0] (WAKE):** Wake pin indicates the status of the low power wake up button.

**P1[1] (HOST RESET):** The Host reset pin is used to send a reset pulse to the host controller on specific predefined conditions.

**Pin configurations:** Multiple pin configurations are supported using the Touch Tuning Host Emulator (TTHE) software. Pins are configured using the TTHE pin configuration wizard.



Pin information


**Table 3** 56-lead QFN pin list

Pin	Name	Type		Description
		Digital	Analog	
1	XY13	–	I/O	TX/RX sense pin 13, RX channel 0
2	XY12	–	I/O	TX/RX sense pin 12, RX channel 8
3	XY11	–	I/O	TX/RX sense pin 11, RX channel 7
4	XY10	–	I/O	TX/RX sense pin 10, RX channel 6
5	XY09	–	I/O	TX/RX sense pin 09, RX channel 5
6	XY08	–	I/O	TX/RX sense pin 08, RX channel 4
7	XY07	–	I/O	TX/RX sense pin 07, RX channel 3
8	XY06	–	I/O	TX/RX sense pin 06, RX channel 2
9	XY05	–	I/O	TX/RX sense pin 05, RX channel 1
10	XY04	–	I/O	TX/RX sense pin 04, RX channel 0
11	XY03	–	I/O	TX/RX sense pin 03, RX channel 8
12	XY02	–	I/O	TX/RX sense pin 02, RX channel 7
13	XY01	–	I/O	TX/RX sense pin 01, RX channel 6
14	XY00	–	I/O	TX/RX sense pin 00, RX channel 5
15	VSS	Power		Connect to ground
16	P0[0]	I/O	–	I2C SCL / SPI SCLK
17	P0[1]	I/O	–	I2C SDA / SPI MOSI
18	XRES	I	–	External active LOW reset, no internal pull-up
19	P1[0]	I/O	–	SWDCLK / SPI MISO / EXT_START / WAKE
20	P1[1]	I/O	–	SWDIO / SPI SS / EXT_SYNC / HOST_RESET
21	P1[2]	I/O	–	ERROR - Set high when internal error is detected
22	P1[3]	I/O	–	COMM_INT
23	VCCD	Power		Digital core power supply input/output
24	VDDD	Power		Digital power supply input
25	VSS	Power		Connect to ground
26	VSS	Power		Connect to ground
27	VDDA	Power		Tx/Rx power supply input
28	VCCTX	Power		TX pump reservoir and filter capacitor connection point
29	XY40	–	I/O	TX/RX sense pin 40, RX channel 13
30	XY39	–	I/O	TX/RX sense pin 39, RX channel 12
31	XY38	–	I/O	TX/RX sense pin 38, RX channel 11
32	XY37	–	I/O	TX/RX sense pin 37, RX channel 10
33	XY36	–	I/O	TX/RX sense pin 36, RX channel 9
34	XY35	–	I/O	TX/RX sense pin 35, RX channel 16
35	XY34	–	I/O	TX/RX sense pin 34, RX channel 15
36	XY33	–	I/O	TX/RX sense pin 33, RX channel 14
37	XY32	–	I/O	TX/RX sense pin 32, RX channel 13
38	XY31	–	I/O	TX/RX sense pin 31, RX channel 12

Pin information

**Table 3** 56-lead QFN pin list (continued)

Pin	Name	Type		Description
		Digital	Analog	
39	XY30	–	I/O	TX/RX sense pin 30, RX channel 11
40	XY29	–	I/O	TX/RX sense pin 29, RX channel 16
41	XY28	–	I/O	TX/RX sense pin 28, RX channel 15
42	XY27	–	I/O	TX/RX sense pin 27, RX channel 14
43	XY26	–	I/O	TX/RX sense pin 26, RX channel 13
44	XY25	–	I/O	TX/RX sense pin 25, RX channel 12
45	XY24	–	I/O	TX/RX sense pin 24, RX channel 11
46	XY23	–	I/O	TX/RX sense pin 23, RX channel 10
47	XY22	–	I/O	TX/RX sense pin 22, RX channel 9
48	VSS	Power		Connect to ground
49	XY21	–	I/O	TX/RX sense pin 21, RX channel 8
50	XY20	–	I/O	TX/RX sense pin 20, RX channel 7
51	XY19	–	I/O	TX/RX sense pin 19, RX channel 6
52	XY18	–	I/O	TX/RX sense pin 18, RX channel 5
53	XY17	–	I/O	TX/RX sense pin 17, RX channel 4
54	XY16	–	I/O	TX/RX sense pin 16, RX channel 3
55	XY15	–	I/O	TX/RX sense pin 15, RX channel 2
56	XY14	–	I/O	TX/RX sense pin 14, RX channel 1



**Figure 12** 56-lead QFN pinout

Pin information

**Table 4** 64-lead TQFP pin list

Pin No.	Name	Type		Description
		Digital	Analog	
1	XY17	–	I/O	TX/RX sense pin 17, Rx channel 2
2	XY16	–	I/O	TX/RX sense pin 16, Rx channel 1
3	XY15	–	I/O	TX/RX sense pin 15, Rx channel 0
4	XY14	–	I/O	TX/RX sense pin 14, Rx channel 8
5	XY13	–	I/O	TX/RX sense pin 13, Rx channel 7
6	XY12	–	I/O	TX/RX sense pin 12, Rx channel 6
7	XY11	–	I/O	TX/RX sense pin 11, Rx channel 5
8	XY10	–	I/O	TX/RX sense pin 10, Rx channel 4
9	XY09	–	I/O	TX/RX sense pin 09, Rx channel 3
10	XY08	–	I/O	TX/RX sense pin 08, Rx channel 2
11	XY07	–	I/O	TX/RX sense pin 07, Rx channel 1
12	XY06	–	I/O	TX/RX sense pin 06, Rx channel 0
13	XY05	–	I/O	TX/RX sense pin 05, Rx channel 8
14	XY04	–	I/O	TX/RX sense pin 04, Rx channel 7
15	XY03	–	I/O	TX/RX sense pin 03, Rx channel 6
16	XY02	–	I/O	TX/RX sense pin 02, Rx channel 5
17	XY01	–	I/O	TX/RX sense pin 01, Rx channel 4
18	XY00	–	I/O	TX/RX sense pin 00, Rx channel 3
19	VSS	Power		Connect to ground
20	P0[0]	I/O	–	I2C SCL / SPI SCLK
21	P0[1]	I/O	–	I2C SDA / SPI MOSI
22	XRES	I	–	External active LOW reset, no internal pull-up
23	P1[0]	I/O	–	SWDCLK / SPI MISO / EXT_START / WAKE
24	P1[1]	I/O	–	SWDIO / SPI SS / EXT_SYNC / HOST_RESET
25	P1[2]	I/O	–	ERROR - Set high when internal error is detected
26	P1[3]	I/O	–	COMM_INT
27	VCCD	Power		Digital core power supply input/output
28	VDDD	Power		Digital power supply input
29	VSS	Power		Connect to ground
30	VSS	Power		Connect to ground
31	VDDA	Power		Tx/Rx power supply input
32	VDDA_Q	Power		Tx/Rx power supply input
33	VCCTX	Power		TX pump reservoir and filter capacitor connection point
34	XY47	–	I/O	TX/RX sense pin 47, Rx channel 16
35	XY46	–	I/O	TX/RX sense pin 46, Rx channel 15
36	XY45	–	I/O	TX/RX sense pin 45, Rx channel 14
37	XY44	–	I/O	TX/RX sense pin 44, Rx channel 13
38	XY43	–	I/O	TX/RX sense pin 43, Rx channel 12

## Pin information

**Table 4** 64-lead TQFP pin list (continued)

Pin No.	Name	Type		Description
		Digital	Analog	
39	XY42	–	I/O	TX/RX sense pin 42, Rx channel 11
40	XY41	–	I/O	TX/RX sense pin 41, Rx channel 10
41	XY40	–	I/O	TX/RX sense pin 40, Rx channel 09
42	XY39	–	I/O	TX/RX sense pin 39, Rx channel 16
43	XY38	–	I/O	TX/RX sense pin 38, Rx channel 15
44	XY37	–	I/O	TX/RX sense pin 37, Rx channel 14
45	XY36	–	I/O	TX/RX sense pin 36, Rx channel 13
46	XY35	–	I/O	TX/RX sense pin 35, Rx channel 12
47	XY34	–	I/O	TX/RX sense pin 34, Rx channel 11
48	XY33	–	I/O	TX/RX sense pin 33, Rx channel 10
49	XY32	–	I/O	TX/RX sense pin 32, Rx channel 09
50	XY31	–	I/O	TX/RX sense pin 31, Rx channel 16
51	XY30	–	I/O	TX/RX sense pin 30, Rx channel 15
52	XY29	–	I/O	TX/RX sense pin 29, Rx channel 14
53	XY28	–	I/O	TX/RX sense pin 28, Rx channel 13
54	XY27	–	I/O	TX/RX sense pin 27, Rx channel 12
55	XY26	–	I/O	TX/RX sense pin 26, Rx channel 11
56	XY25	–	I/O	TX/RX sense pin 25, Rx channel 10
57	XY24	–	I/O	TX/RX sense pin 24, Rx channel 09
58	VSS	Power		Connect to ground
59	XY23	–	I/O	TX/RX sense pin 23, Rx channel 8
60	XY22	–	I/O	TX/RX sense pin 22, Rx channel 7
61	XY21	–	I/O	TX/RX sense pin 21, Rx channel 6
62	XY20	–	I/O	TX/RX sense pin 20, Rx channel 5
63	XY19	–	I/O	TX/RX sense pin 19, Rx channel 4
64	XY18	–	I/O	TX/RX sense pin 18, Rx channel 3

Pin information




Figure 13 64-lead TQFP pinout

## 9 Electrical Specifications

This section lists CYAT6165X DC and AC electrical specifications.

### 9.1 Absolute maximum ratings

**Table 5 Absolute maximum ratings**

Symbol	Description	Conditions	Min	Typ	Max	Unit
T <sub>STG</sub>	Storage temperature	–	–55	25	125	°C
V <sub>DDD</sub>	Digital supply voltage	–	V <sub>SS</sub> – 0.5	–	6	V
V <sub>VDDA</sub>	Analog supply voltage	–	V <sub>SS</sub> – 0.5	–	6	
V <sub>DDDR</sub>	Amplitude (V <sub>PP</sub> ) of digital (V <sub>DDD</sub> ) supply ripple riding on the DC voltage	DC to 20 MHz	–	–	100	mV
V <sub>DDAR</sub> <sup>[8]</sup>	Amplitude (V <sub>PP</sub> ) of analog (V <sub>VDDA</sub> ) supply ripple riding on the DC voltage (TX pump enabled)	DC to 20 MHz	–	–	100	
	Amplitude (V <sub>PP</sub> ) of analog (V <sub>VDDA</sub> ) supply ripple riding on the DC voltage (TX pump disabled)	DC to 150 kHz <sup>[9]</sup>	–	–	15	
		150 kHz <sup>[9]</sup> to 20 MHz	–	–	15 + 20 dB/decade > 150 kHz <sup>[9]</sup>	
V <sub>CCD</sub>	Core supply voltage	–	V <sub>SS</sub> – 0.5	–	2.3	V
V <sub>GPIO</sub>	Port 0 pin voltage	Driver enabled	V <sub>SS</sub> – 0.5	–	6	
	Port 0 pin voltage	Driver disabled	V <sub>SS</sub> – 0.5	–	7	
	Port 1 pin voltage	–	V <sub>SS</sub> – 0.5	–	V <sub>DDD</sub> + 0.5	
I <sub>IO</sub>	Current into I/O pin	–	–25	–	50	mA
ESD <sub>CDM</sub>	Electrostatic discharge voltage	Charge device model	1500	–	–	V
ESD <sub>HBM</sub>	Electrostatic discharge voltage	Human body model	5000	–	–	

### 9.2 Operating temperature

**Table 6 Operating temperature**

Symbol	Description	Conditions	Min	Typ	Max	Unit
T <sub>A</sub>	Ambient temperature (A-grade)	–	–40	–	85	°C
T <sub>A</sub>	Ambient temperature (S-grade)	–	–40	–	105	

#### Notes

8. Analog supply ripple specifications are valid for the supply presented to the external resistor (for example, label “V” in [Figure 6](#)), not at the device VDDA and VDDA\_Q pin.

9. If a 2.2-μF capacitor is used in place of a 1-μF capacitor, the threshold is 80 kHz.

## Electrical Specifications

### 9.3 DC specifications

The specifications in this section are valid under these conditions:  
 $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  for Grade-A devices,  $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$  for Grade-S devices.

#### 9.3.1 Flash specifications

The specifications in **Table 7** are valid under these conditions:  $1.71\text{ V} \leq V_{\text{DD}} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{\text{CCD}} \leq 1.95\text{ V}$ , and  $3.0\text{ V} \leq V_{\text{DDA}} \leq 5.5\text{ V}$ . Typical values are specified at  $T_A = 25^{\circ}\text{C}$ ,  $V_{\text{DD}} = V_{\text{CCD}} = 1.8\text{ V}$ , core LDO disabled, and  $V_{\text{DDA}} = 3.0\text{ V}$ .

**Table 7 Flash specifications**

Symbol	Description	Conditions	Min	Typ	Max	Unit
Flash <sub>ENPB</sub>	Flash write endurance	Erase/write cycles per block	10,000	–	–	cycles
Flash <sub>DR</sub>	Flash data retention	Following maximum Flash write cycles (Flash <sub>ENPB</sub> ), $T_A \leq 55^{\circ}\text{C}$	$20^{[10]}$	–	–	years
		Following maximum Flash write cycles (Flash <sub>ENPB</sub> ), $T_A > 55^{\circ}\text{C}$	$10^{[10]}$	–	–	

#### Note

10. Storing programmed devices at or above the ambient temperature specified by Flash<sub>DR</sub> may reduce flash data retention time. Infineon provides a retention calculator to calculate the retention lifetime based on customer's individual temperature profiles for operation over the ambient temperature range for the device's temperature rating. For more information, contact the support team at [support@infineon.com](mailto:support@infineon.com).

## Electrical Specifications

### 9.3.2 Chip-level DC specifications

The specifications in **Table 8** are valid under these conditions:  $1.71\text{ V} \leq V_{\text{DD}} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{\text{CCD}} \leq 1.95\text{ V}$ , and  $3.0\text{ V} \leq V_{\text{DDA}} \leq 5.5\text{ V}$ . Typical values are specified at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{DD}} = V_{\text{CCD}} = 1.8\text{ V}$ , core LDO disabled, and  $V_{\text{DDA}} = 3.0\text{ V}$ .

**Table 8** Chip-level DC specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
$V_{\text{DD}}$	Digital supply voltage	Core LDO enabled ( $V_{\text{CCD}}$ output)	3.0	–	5.5	V
		Core LDO disabled ( $V_{\text{CCD}}$ input) <sup>[11]</sup>	1.71	1.8	1.95	
$V_{\text{CCD}}$	Digital core supply voltage	Core LDO enabled ( $V_{\text{CCD}}$ output)	–	1.8	–	
		Core LDO disabled ( $V_{\text{CCD}}$ input) <sup>[11]</sup>	1.71	1.8	1.95	
$V_{\text{DDA}}^{[11]}$	Analog supply voltage	TX pump enabled	3.0	–	4.7	
		TX pump disabled	3.0	–	5.5	
$V_{\text{CCTX}}$	$V_{\text{CCTX}}$ supply operating voltage range	Input to external low-pass filter, external $V_{\text{CCTX}}$ configuration	3.0	–	5.5	
$\text{PSA}_{\text{RAMP}}$	$V_{\text{DDA}}$ ramp rate from ground to minimum voltage	–	–	–	100	V/ms
$\text{PSD}_{\text{RAMP}}$	$V_{\text{DD}}$ ramp rate from ground to minimum voltage	–	1 <sup>[12]</sup>	–	40	
$\text{PSD}_{\text{RAMPDOWN}}$	$V_{\text{DD}}$ ramp down rate from 1.5 V to 1.0 V	–	1 <sup>[12]</sup>	–	40	
$I_{\text{DD}}_{\text{ACT}}$	$V_{\text{DD}}$ active current	–	–	20	50	mA
$I_{\text{DDA}}_{\text{ACT}}$	$V_{\text{DDA}}$ active current	–	–	15	20	
$I_{\text{DD}}_{\text{DS}}$	$V_{\text{DD}}$ deep sleep current	–	–	3	–	$\mu\text{A}$
$I_{\text{DDA}}_{\text{DS}}$	$V_{\text{DDA}}$ deep sleep current	–	–	2	–	
$I_{\text{DD}}_{\text{XR}}$	$V_{\text{DD}}$ current, $\overline{\text{XRES}} = \text{LOW}$	$1.71\text{ V} \leq V_{\text{DD}} \leq 1.95\text{ V}$	–	5	–	
		$3.0\text{ V} \leq V_{\text{DD}} \leq 5.5\text{ V}$	–	1	–	
$I_{\text{DDA}}_{\text{XR}}$	$V_{\text{DDA}}$ current, $\overline{\text{XRES}} = \text{LOW}$	–	–	25	–	
$I_{\text{DD}}_{\text{P}}$	$V_{\text{DD}}$ flash programming and flash verify current	–	–	5	25	mA

#### Notes

- These Min and Max limits are inclusive of noise. For proper operation,  $V_{\text{DDA}}$  or  $V_{\text{DD}}$  with combined noise cannot go below or above the specified min or max limits.
- If minimum ramp rate cannot be met,  $\overline{\text{XRES}}$  should be asserted during voltage ramp ( $1.5\text{ V} > V_{\text{DD}} > 1.0\text{ V}$  for ramp-down or until voltage is stable for ramp-up). Note that a glitch on the  $I^2\text{C}$  bus could occur during voltage ramp in this case.



## Electrical Specifications

### 9.3.3 I/O port 0 (P0[0:1]) DC specifications

The port 0 specifications in [Table 9](#) are valid under these conditions:  $1.71\text{ V} \leq V_{\text{DDD}} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{\text{DDD}} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{\text{CCD}} \leq 1.95\text{ V}$ , and  $3.0\text{ V} \leq V_{\text{DDA}} \leq 5.5\text{ V}$ . Typical values are specified at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{DDD}} = V_{\text{CCD}} = 1.8\text{ V}$ , core LDO disabled, and  $V_{\text{DDA}} = 3.0\text{ V}$ .

**Table 9 I/O port 0 (P0[0:1]) DC specifications**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$V_{\text{IH}}$	Input high voltage	CMOS mode	$0.7 \times V_{\text{DDD}}$	–	–	
		1.8-V mode, $V_{\text{EXT}}^{[14]} = 1.8\text{ V}$ , $3.0\text{ V} \leq V_{\text{DDD}} \leq 5.5\text{ V}$	$0.7 \times V_{\text{EXT}}$	–	–	
$V_{\text{IL}}$	Input low voltage	CMOS mode	–	–	$0.3 \times V_{\text{DDD}}$	
		1.8-V mode, $V_{\text{EXT}}^{[14]} = 1.8\text{ V}$ , $3.0\text{ V} \leq V_{\text{DDD}} \leq 5.5\text{ V}$	–	–	$0.3 \times V_{\text{EXT}}$	
$V_{\text{OH}}$	High output voltage	Reference to $V_{\text{DDD}}$ , $I_{\text{OH}} = 1\text{ mA}$ , $V_{\text{DDD}} = 1.8\text{ V}$	$V_{\text{DDD}} - 0.5$	–	–	V
		Reference to $V_{\text{DDD}}$ , $I_{\text{OH}} = 4\text{ mA}$ , $V_{\text{DDD}} = 3.0\text{ V}$	$V_{\text{DDD}} - 0.6$	–	–	
$V_{\text{OL}}$	Low output voltage	$V_{\text{DDD}} \geq 1.71\text{ V}$ , $I_{\text{OL}} = 10\text{ mA}$	–	–	0.6	
		$V_{\text{DDD}} \geq 1.71\text{ V}$ , $I_{\text{OL}} = 3\text{ mA}$	–	–	0.4	
$V_{\text{H}}$	Input hysteresis	–	$0.1 \times V_{\text{DDD}}$	–	–	
$T_{\text{RISE\_OV}}$	Output rise time Fast-Strong	25 pF load, 10%–90% $V_{\text{DDD}} = 3.3\text{ V}$	2	–	12	ns
	Output rise time Slow-Strong	25 pF load, 10%–90% $V_{\text{DDD}} = 3.3\text{ V}$	10	–	60	
$T_{\text{FALL\_OV}}$	Output fall time Fast-Strong	25 pF load, 10%–90% $V_{\text{DDD}} = 3.3\text{ V}$	1.5	–	12	
	Output fall time Slow-Strong	25 pF load, 10%–90% $V_{\text{DDD}} = 3.3\text{ V}$	10	–	60	
$I_{\text{IL}}^{[13]}$	Input leakage current (absolute value)	$T_A = 25^\circ\text{C}$ , $V_{\text{DDD}} = 3.0\text{ V}$	–	–	14	nA
		$T_A = 25^\circ\text{C}$ , $V_{\text{DDD}} = 0.0\text{ V}$	–	–	10	μA
$C_{\text{IN}}$	Input pin capacitance	Package and pin dependent $T_A = 25^\circ\text{C}$	–	–	7	pF
$C_{\text{OUT}}$	Output pin capacitance	Package and pin dependent $T_A = 25^\circ\text{C}$	–	–	7	
$R_{\text{INT}}$	Internal pull-up / pull-down resistance	Pin configured for internal pull-up or pull-down; note that all I/Os are Hi-Z during chip initialization (after XRES or bootloader exit)	3.5	5.6	8.5	kΩ

#### Notes

13. Gang tested with all I/Os to 1 μA.

14.  $V_{\text{EXT}}$  is the external supply used to bias the pull-up resistor when used on an I<sup>2</sup>C bus.

## Electrical Specifications

### 9.3.4 I/O port 1 (P1[0:3]) and XRES DC specifications

The specifications in [Table 10](#) are valid under these conditions:  $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{CCD} \leq 1.95\text{ V}$ , and  $3.0\text{ V} \leq V_{DDA} \leq 5.5\text{ V}$ . Typical values are specified at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{CCD} = 1.8\text{ V}$ , core LDO disabled, and  $V_{DDA} = 3.0\text{ V}$ .

**Table 10** I/O port 1 (P1[0:3]) and XRES DC specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
$V_{IH}$	Input voltage high threshold	1.8 V configuration	1.26	–	–	V
		CMOS configuration	$0.7 \times V_{DD}$	–	–	
		XRES	1.35	–	–	
$V_{IL}$	Input voltage low threshold	1.8 V configuration	–	–	0.54	
		CMOS configuration	–	–	$0.3 \times V_{DD}$	
		XRES	–	–	0.45	
$V_{OH}$	High output voltage	$I_{OH} = 4\text{ mA}$ , $V_{DD} = 3.0\text{ V}$	$V_{DD} - 0.6$	–	–	
		$I_{OH} = 1\text{ mA}$ , $V_{DD} = 1.8\text{ V}$	$V_{DD} - 0.5$	–	–	
$V_{OL}$	Low Output Voltage	$I_{OL} = 8\text{ mA}$ , $V_{DD} = 3.3\text{ V}$	–	–	0.6	
		$I_{OL} = 4\text{ mA}$ , $V_{DD} = 1.8\text{ V}$	–	–	0.6	
$V_H$	Input hysteresis voltage	–	$0.1 \times V_{DD}$	–	–	
$T_{RISE\_G}$	Output rise time Fast-Strong	25 pF load, 10%–90% $V_{DD} = 3.3\text{ V}$	2	–	12	ns
	Output rise time Slow-Strong	25 pF load, 10%–90% $V_{DD} = 3.3\text{ V}$	–	–	60	
$T_{FALL\_G}$	Output fall time Fast-Strong	25 pF load, 10%–90% $V_{DD} = 3.3\text{ V}$	2	–	12	
	Output fall time Slow-Strong	25 pF load, 10%–90% $V_{DD} = 3.3\text{ V}$	–	–	60	
$I_{IL}^{[15]}$	Input leakage (absolute value)	–	–	–	2	nA
$C_{IN}$	Input pin capacitance	Package and pin dependent $T_A = 25^\circ\text{C}$	–	–	7	pF
$C_{OUT}$	Output pin capacitance	Package and pin dependent $T_A = 25^\circ\text{C}$	–	–	7	
$R_{INT}^{[16]}$	Internal pull-up/pull-down resistance	Pin configured for internal pull-up or pull-down	3.5	5.6	8.5	kΩ

#### Notes

15. Gang tested with all I/Os to 1 μA.

16. XRES is input only with no internal pull-up or pull-down resistor.

## Electrical Specifications

## 9.4 AC specifications

The specifications in this section are valid under these conditions:  
 $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  for Grade-A devices,  $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$  for Grade-S devices.

### 9.4.1 SWD interface AC specifications

The specifications in [Table 11](#) are valid under these conditions:  $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{CCD} \leq 1.95\text{ V}$ ,  $3.0\text{ V} \leq V_{DDA} \leq 5.5\text{ V}$ , and  $C_{\text{LOAD}} = 25\text{ pF}$ . Typical values are specified at  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD} = V_{CCD} = 1.8\text{ V}$ , core LDO disabled, and  $V_{DDA} = 3.0\text{ V}$ .

**Table 11** SWD interface AC specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
$f_{\text{SWDCLK}}$	SWDCLK frequency	$3.3\text{ V} \leq V_{DD} \leq 5\text{ V}$	–	–	14	MHz
		$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	–	–	8	
$T_{\text{SWDI\_SETUP}}$	SWDIO input setup before SWDCLK HIGH	$T = 1 / f_{\text{SWDCLK}}$	$T / 4$	–	–	ns
$T_{\text{SWDI\_HOLD}}$	SWDIO input hold after SWDCLK HIGH	$T = 1 / f_{\text{SWDCLK}}$	$T / 4$	–	–	
$T_{\text{SWDO\_VALID}}$	SWDCLK HIGH to SWDIO output valid	$T = 1 / f_{\text{SWDCLK}}$	–	–	$T / 2$	
$T_{\text{SWDO\_HOLD}}$	SWDIO output hold after SWDCLK HIGH	$T = 1 / f_{\text{SWDCLK}}$	1	–	–	


## Electrical Specifications

### 9.4.2 Chip-level AC specifications

The specifications in [Table 12](#) are valid under these conditions:  $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{CCD} \leq 1.95\text{ V}$ , and  $3.0\text{ V} \leq V_{DDA} \leq 5.5\text{ V}$ . Typical values are specified at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{CCD} = 1.8\text{ V}$ , core LDO disabled, and  $V_{DDA} = 3.0\text{ V}$ .

**Table 12** Chip-level AC specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
$T_{XRST}$	External reset (XRES) pulse width	After $V_{DD}$ is valid	10	–	–	$\mu\text{s}$
$T_{READY}$	Time from deassertion of XRES to COMM_INT	–	–	–	35	ms
$T_{CAL}$	Calibration routine execution time	–	–	–	2000	
$F_{IMOTOL1}$	Frequency variation at 37 MHz and 48 MHz	–	–	–	$\pm 2$	%
$T_{COMM\_EXIT\_CRC}$	Time from EXIT BTLDR command (with CRC checking) to SYS INFO MODE	POST_SHORT_OPEN_CTRL - “Disabled All” <sup>[17]</sup>	–	40	–	ms


**Figure 14** COMM\_INT timing diagram

**Note**


17. For POST\_SHORT\_OPEN\_CTRL - “Enabled All”, there will be an additional 100 ms during startup.

### 9.4.3 I<sup>2</sup>C specifications

The specifications in [Table 13](#) are valid under these conditions:  $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{CCD} \leq 1.95\text{ V}$ , and  $3.0\text{ V} \leq V_{DDA} \leq 5.5\text{ V}$ . Typical values are specified at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{CCD} = 1.8\text{ V}$ , core LDO disabled, and  $V_{DDA} = 3.0\text{ V}$ . CYAT6165X does not require a clock-stretch capable host, but is fully compatible with systems that perform clock-stretching.

To ensure proper I<sup>2</sup>C functionality in extreme bus conditions, refer to Infineon's application note **Using CY8CTMA4/5XX I<sup>2</sup>C in systems with slow clock edges (001-81514)**<sup>[18]</sup>.

**Note:** The P0[0] and P0[1] pins have I/O cells optimized for use on multi-drop buses. When the touch device is powered off, the pin drivers do not load the attached bus, such that other devices attached to them may continue to communicate.



**Figure 15** I<sup>2</sup>C Bus timing diagram for fast/standard mode

#### Note

18. Extreme bus conditions are considered to be a combination of the following conditions: High-capacitive bus load, slow SCL fall time, and fast SDA rise/fall time. Infineon reference documents are available under NDA through the local Infineon sales representative. Direct any requests to [automotive@infineon.com](mailto:automotive@infineon.com).

## Electrical Specifications


**Table 13 AC characteristics of the I<sup>2</sup>C SDA and SCL pins**

Symbol	Description	Standard mode		Fast mode		Unit
		Min	Max	Min	Max	
$f_{SCL_{I2C}}$	SCL clock frequency	0	100	0	400	kHz
$T_{HDSTA_{I2C}}$	Hold time (repeated) start condition. After this period, the first clock pulse is generated.	4	–	0.6	–	$\mu$ s
$T_{LOW_{I2C}}$	LOW period of SCL clock	4.7	–	1.3	–	
$T_{HIGH_{I2C}}$	HIGH period of SCL clock	4	–	0.6	–	
$T_{SUSTA_{I2C}}$	Setup time for repeated start condition	4.7	–	0.6	–	
$T_{HDDAT_{I2C}}$	Data hold time	0	–	0	–	ns
$T_{SUDAT_{I2C}}$	Data setup time	250	–	100	–	
$T_{VDDAT_{I2C}}$	Data valid time	–	3.45	–	0.9	
$T_{VDACK_{I2C}}$	Data acknowledge time	–	3.45	–	0.9	
$T_{SUSTOI_{I2C}}$	Setup time for stop condition	4	–	0.6	–	V
$V_{HH}$	Input hysteresis high voltage, $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$ or $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$0.1 \times V_{DD}$	–	$0.1 \times V_{DD}$	–	
$T_{BUFI_{I2C}}$	Bus free time between a stop and start condition	4.7	–	1.3	–	
$T_{SPI_{I2C}}$	Pulse width of spikes that are suppressed by input filter	–	–	50	–	
$C_{BUS}$	Capacitance load for SDA or SCL	–	400	–	400	pF
$V_{IL_{I2C}}$	Input low voltage	–0.5	$0.3 \times V_{DD}$	–0.5	$0.3 \times V_{DD}$	V
$V_{IH_{I2C}}$	Input high voltage	$0.7 \times V_{DD}$	–	$0.7 \times V_{DD}$	–	
$V_{OL_{I2C\_L}}$	Output low voltage ( $V_{DD} \leq 2\text{ V}$ , 3 mA sink)	–	$0.2 \times V_{DD}$	–	$0.2 \times V_{DD}$	
$V_{OL_{I2C\_H}}$	Output low voltage ( $V_{DD} > 3\text{ V}$ , 3 mA sink)	–	0.4	–	0.4	mA
$I_{OL_{I2C}}$	Output low current	–	3	–	3	
	Output low current $V_{OL} = 0.6\text{ V}$	–	–	–	6	
$V_{H_{I2C}}$	Input hysteresis	$0.1 \times V_{DD}$	–	$0.1 \times V_{DD}$	–	mV

## Electrical Specifications

### 9.4.4 SPI specifications

The specifications listed in [Table 14](#) are valid under these conditions:  $1.71\text{ V} \leq V_{DD} \leq 1.95\text{ V}$  or  $3.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $1.71\text{ V} \leq V_{CCD} \leq 1.95\text{ V}$ ,  $3.0\text{ V} \leq V_{DDA} \leq 5.5\text{ V}$ , and  $C_{LOAD} = 25\text{ pF}$ . Typical values are specified at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = V_{CCD} = 1.8\text{ V}$ , core LDO disabled, and  $V_{DDA} = 3.0\text{ V}$ .



**Figure 16** SPI timing diagram


**Table 14** AC characteristics of SPI pins

Parameter	Description	Conditions	Min	Typ	Max	Unit
$f_{SCLK}$	SCLK clock frequency	–	–	–	8	MHz
$1/f_{SCLK}$	SPI SCLK cycle time (period)	–	125	–	–	ns
$SDR_{SPI}$	Sustained data rate for SPI transaction	–	–	–	8	Mbps
$T_{IDLESPI}$	Time between consecutive SPI transactions (duration between SS deactivation and the following SS activation)	–	125	–	–	ns
$T_{LOW}$	SCLK LOW time	–	50	–	–	
$T_{HIGH}$	SCLK HIGH time	–	50	–	–	
$T_{SETUP}$	MOSI setup to SCLK	–	30	–	–	
$T_{HOLD}$	MOSI hold from SCLK	–	30	–	–	
$T_{DELAY}$	MISO delay (hold) high voltage	$V_{DD} \geq 3\text{ V}$	0	–	45	
	MISO delay (hold) low voltage	$V_{DD} < 2\text{ V}$	0	–	65	
$T_{SS\_SCLK}$	Time from SS LOW to first SCLK	–	125	–	–	ns
$T_{SCLK\_SS}$	Time from last SCLK to SS HIGH	–	125	–	–	


## Packaging information

### 10 Packaging information

This section provides the CYAT6165X device packaging specifications.



**Figure 17** 56L QFN ((8 × 8 × 1.0 mm) LW56 4.5 × 5.2 EPAD (Subcon punch type)) package outline (PG-VQFN-56), 001-76517



**Figure 18** 64LD TQFP (10 × 10 × 1.4 mm) A64SB package outline (PG-TQFP-64), 51-85051



## 10.1 Thermal impedance and moisture sensitivity

**Table 15** Thermal impedance and moisture sensitivity

Package	Typical $\theta_{JMAX}$	Typical $\theta_{JA}$	Typical $\theta_{JC}$	Moisture sensitivity level
56L QFN	125°C	18.0°C/W <sup>[19]</sup>	3.5°C/W <sup>[19]</sup>	3
64LD TQFP	125°C	42.8°C/W <sup>[19]</sup>	7.0°C/W <sup>[19]</sup>	3

## 10.2 Solder reflow specifications

**Table 16** lists the maximum solder reflow peak temperature.

### Important Note

Thermal ramp rate during preheat should be 3°C/s or lower. The packaged device supports Pb-free solder reflow profile as per section 5.6 of J-STD-020.D1.

**Table 16** Solder reflow specifications

Package	Maximum peak temperature	Time at maximum temperature
All packages	260°C	30 s

### Note

19. Measured at 25°C ambient on a 4-layer PCB.

## 11 Ordering information

**Table 17** lists the CYAT6165X slider controllers.

**Table 17** Ordering information<sup>[20]</sup>

Product	Number of sense pins	Number of fingers	Slider	Wake up button support <sup>[21]</sup>	CAPSENSE™ buttons	Water rejection	Thin glove support	Gestures	Thick overlay/ thick glove support	Package
CYAT61652-56LWA41	41	10	✓	–	✓	✓	✓	–	–	56L QFN
CYAT61652-56LWS41	41	10	✓	–	✓	✓	✓	–	–	56L QFN
CYAT61658-56LWA41	41	10	✓	–	✓	✓	✓	–	✓	56L QFN
CYAT61658-56LWS41	41	10	✓	–	✓	✓	✓	–	✓	56L QFN
CYAT61659-56LWA41	41	10	✓	✓	✓	✓	✓	–	✓	56L QFN
CYAT61659-56LWS41	41	10	✓	✓	✓	✓	✓	–	✓	56L QFN
CYAT61652-64AA48	48	10	✓	–	✓	✓	✓	–	–	64LD TQFP
CYAT61652-64AS48	48	10	✓	–	✓	✓	✓	–	–	64LD TQFP
CYAT61658-64AA48	48	10	✓	–	✓	✓	✓	–	✓	64LD TQFP
CYAT61658-64AS48	48	10	✓	–	✓	✓	✓	–	✓	64LD TQFP
CYAT61659-64AA48	48	10	✓	✓	✓	✓	✓	–	✓	64LD TQFP
CYAT61659-64AS48	48	10	✓	✓	✓	✓	✓	–	✓	64LD TQFP

### 11.1 Ordering code definitions

CY	AT	X	X	XXX	-XX	XX	X	XX	X
<b>Packaging:</b> T = Tape and reel Blank/non-T = Tray <b>Number of sense I/Os:</b> 41 or 48 <b>Temperature range:</b> A = -40°C to 85°C; S = -40°C to 105°C <b>Package type:</b> LW = 56-lead wettable flank QFN A = 64-lead TQFP <b>Number of pins:</b> 56 or 64 <b>Product feature set:</b> See Ordering information table <b>Sensor configuration:</b> 1 = Discrete sensors <b>Market segment:</b> 6 = Automotive slider 7 = Automotive trackpad 8 = Automotive Touchscreen <b>Business unit:</b> AT = Automotive <b>Marketing code:</b> CY = CYPRESS (an Infineon company)									

#### Notes

20.All devices have the following base features: Water rejection, display armor noise protection technology, auto armor, dual sense, CAPSENSE™ buttons, and large object detection and rejection.

21.Not compatible with SPI due to pin limitations.

## 12 Acronyms

**Table 18** Acronyms used in this document

Acronym	Description
CPU	central processing unit
DNU	do not use
DSD	dual-solid diamond pattern
EMI	electromagnetic interference
ESD	electrostatic discharge
FPC	flexible printed circuit
I <sup>2</sup> C	inter-integrated circuit
I/O	input/output
ITO	indium tin oxide
LDO	low dropout regulator
MH3	Manhattan-3 pattern
MTK	manufacturing test kit
PCB	printed circuit board
PET	polyethylene terephthalate
QFN	quad flat no-lead
SCL	serial I <sup>2</sup> C clock
SD	signal disparity
SDA	serial I <sup>2</sup> C data
SMT	surface mount technology
SNR	signal-to-noise ratio
SSD	single-solid diamond pattern
SWD	serial wire debug
SWDCLK	serial wire debug clock
TQFP	thin quad flat pack
TRM	technical reference manual
TTHE	touch tuning host emulator
V <sub>PP</sub>	volts peak-to-peak

## 13 Reference documents

Infineon has created a collection of documents to support the design of PSoC™ Automotive Multitouch slider controllers.

The following list will guide you in identifying the proper document for your task:

- PCB/FPC Schematic and Layout Design
- ITO Panel Design
- Driver Development
- Manufacturing (MFG)
- System Performance Evaluation

Infineon's PSoC™ Automotive Multitouch technology is Infineon confidential information and is protected through a Non-Disclosure Agreement (NDA). These documents are not publicly available on the Infineon website. Contact your local Infineon office to request any of these documents pursuant to the aforementioned NDA. You can also direct your requests to [automotive@infineon.com](mailto:automotive@infineon.com).

**Table 19 Reference specifications**

Document number	Document title	Description	PCB FPC	ITO panel	Driver	MFG	System
Solution specifications							
001-49389	PSoC™ Automotive Multitouch touchscreen controller user interface performance definitions	Contains Infineon touchscreen performance parameter definitions, justification for parameters, and parameter test methodologies.	–	✓	–	–	✓
001-50467	AN50467 - PSoC™ Automotive Multitouch touchscreen controller module design best practices	A system-level design guide for building a capacitive touchscreen module, covering topics such as touchscreen traces, shielding, mechanical design, FPC/PCB design, and LCD considerations.	✓	✓	–	–	–
001-81514	AN81514 - Using I2C in systems with slow clock edges	Discusses how to ensure proper I <sup>2</sup> C functionality in extreme bus conditions <sup>[22]</sup> .	✓	–	–	–	–
001-83948	Touch Tuning Host Emulator user guide	Describes the Touch Tuning Host Emulator Software	–	–	–	–	✓
001-63571	CY3295-MTK PSoC™ Multitouch Manufacturing Test Kit user guide	Describes the CY3295-MTK Manufacturing Test Kit	–	–	–	✓	–
External specifications - These specifications are not created or owned by Infineon, but directions on how to acquire or access them can be provided upon request by contacting <a href="mailto:automotive@infineon.com">automotive@infineon.com</a> .							
UM10204	I <sup>2</sup> C-bus specification and user manual		✓	–	–	–	✓
ISO11452	Component test methods for electrical disturbances in Road Vehicles Package		✓	–	–	–	✓
CISPR25	Vehicles, boats and internal combustion engines – Radio disturbance characteristics – Limits and methods of measurement for the protection of on-board receivers		✓	–	–	–	✓
J-STD-020D.1	Moisture/Reflow Sensitivity	Classification for non hermetic surface mount devices	✓	–	–	–	✓

### Note

22. Extreme bus conditions are considered to be a combination of the following conditions: High-capacitive bus load, slow SCL fall time, and fast SDA rise/fall time.

## 14 Document conventions

### 14.1 Units of measure

**Table 20** Units of measure

Symbol	Unit of measure
°C	degrees celsius
μA	microampere
μF	microfarad
μs	microsecond
μW	microwatt
μ	ohm
Hz	hertz
kΩ	kilo-ohm
kbps	kilobits per second
kHz	kilohertz
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
mW	milliwatt
Mbps	megabits per second
MHz	megahertz
nA	nanoampere
ns	nanosecond
pF	picofarad
s	second

### 14.2 Port nomenclature

Px[y] describes a particular bit “y” available within an I/O port “x.” For example, P4[2] reads “port 4, bit 2.”

Px[y:z] describes a particular range of bits “y to z” within an I/O port named “Px.” For example, P4[0:5] refers to bits 0 through 5 within an I/O port named P4.

## 15 Glossary

Table 21 Glossary

Term	Definition
<b>accuracy</b>	The maximum position error across the slider, measured in millimeters, along a straight line between the actual finger position and the reported finger position. Accuracy is measured across the core and full panel. See Infineon's <b>PSoC™ Automotive Multitouch touchscreen controller performance parameters (001-49389)</b> <sup>[23]</sup> specification for more information.
<b>All-Points</b>	Infineon brand name for PSoC™ Automotive Multitouch devices capable of tracking the motion of multiple fingers.
<b>conversion</b>	The process of measuring the capacitance of an electrode connected to a pin (self capacitance) or the capacitance between a pair of electrodes connected to different pins (mutual capacitance). The result is a number that can be processed by the channel engine and CPU.
<b>core</b>	That portion of the slider, responsive to touch, less a perimeter area whose width is the larger of 3.5 mm or half the width of the finger (for example, less a perimeter band 4.5-mm wide for a 9-mm finger).
<b>core LDO</b>	Low Drop Out Regulator that sources power to the digital core when enabled. Input to the LDO is VDDD. Output of the LDO is connected to the digital supply pin VCCD. When the core LDO is disabled, power must be externally applied to the digital core supply pin VCCD.
<b>cover lens</b>	The top layer in the slider stackup that provides mechanical stability and protection for the slider sensor.
<b>mutual capacitance</b>	The capacitance between two slider electrodes.
<b>refresh rate</b>	The frequency at which consecutive frames of slider data are made available in a data buffer while a finger is present on the slider. See Infineon's <b>PSoC™ Automotive Multitouch touchscreen controller performance parameters (001-49389)</b> <sup>[23]</sup> specification for more information.
<b>RX</b>	Receive. A slider electrode or slider controller sense pin, mapped or switched to a charge sensing circuit within the controller (known as a receive channel).
<b>scan</b>	The conversion of all sensor capacitances to digital values.
<b>sense pin</b>	A pin that can be multiplexed to RX or TX.
<b>signal-to-noise ratio (SNR)</b>	The ratio between a capacitive finger signal and system noise.
<b>signal disparity (SD)</b>	The ratio of maximum measured signal when the slider is grounded and maximum measured signal when the slider is isolated from ground.
<b>stackup</b>	Layers of materials, in defined assembly order, that make up a slider sensor.
<b>TX</b>	Transmit. A slider electrode or slider controller sense pin, mapped or switched to a charge forcing circuit within the controller. This charge forcing circuit drives a periodic waveform onto one or more slider electrodes, which are coupled through mutual capacitance to adjacent receive electrodes.

### Note

23. Infineon reference documents are available under NDA through your local Infineon sales representative or direct the requests to [automotive@infineon.com](mailto:automotive@infineon.com).

## Revision history

## Revision history

Document revision	Date	Description of changes
**	2017-03-30	New datasheet.
*A	2018-05-03	Updated <b>Ordering information</b> : Updated <b>Table 17</b> : Updated part numbers.
*B	2019-02-22	Updated “Confidential” watermark at the bottom of page as “CONFIDENTIAL - RELEASED ONLY UNDER NONDISCLOSURE AGREEMENT (NDA)”. Updated <b>Reference documents</b> : Updated <b>Table 19</b> : Updated spec titles in “Document Title” column. Completing Sunset Review.
*C	2019-05-08	Updated <b>Pin information</b> : Updated <b>Table 4</b> (Replaced “VDDA” with “VDDA_Q” in “Name” column corresponding to pin 32). Updated <b>Figure 13</b> (Replaced “VDDA” with “VDDA_Q” corresponding to pin 32).
*D	2020-11-26	Add trackpad related information in all instances across the document. Updated <b>Electrical Specifications</b> : Updated <b>DC specifications</b> : Updated <b>Chip-level DC specifications</b> : Updated <b>Table 8</b> . Updated <b>AC specifications</b> : Updated <b>Chip-level AC specifications</b> : Updated <b>Table 12</b> . Updated <b>I2C specifications</b> : Updated <b>Table 13</b> . Updated <b>Packaging information</b> : Updated <b>Thermal impedance and moisture sensitivity</b> : Updated <b>Table 15</b> . Updated <b>Ordering information</b> : No change in part numbers. Updated <b>Ordering code definitions</b> .

## Revision history

Document revision	Date	Description of changes
*E	2021-08-18	Updated <b>Pin information</b> : Updated description. Updated <b>Electrical Specifications</b> : Updated <b>Absolute maximum ratings</b> : Updated <b>Table 5</b> . Updated <b>DC specifications</b> : Updated <b>Chip-level DC specifications</b> : Updated <b>Table 8</b> . Updated <b>I/O port 0 (P0[0:1]) DC specifications</b> : Updated <b>Table 9</b> . Updated <b>Packaging information</b> : Updated <b>Thermal impedance and moisture sensitivity</b> : Updated <b>Table 15</b> . Updated <b>Ordering information</b> : No change in part numbers. Added Note 21 and referred the same note in “Wake up Button Support” column in <b>Table 17</b> .
*F	2022-05-16	Updated Document Title to read as “CYAT6165X (41/48 I/Os), PSoC™ Automotive Multitouch All-Points Slider Controller Datasheet”. Updated to the PSoC™ Automotive Multitouch branding guidelines. Updated <b>Power supply information</b> : Updated <b>Voltage coefficient</b> : Updated <b>Figure 6</b> (Updated caption only). Updated <b>Figure 7</b> (Updated caption only). Updated <b>Figure 8</b> (Updated caption only). Updated <b>Figure 9</b> (Updated caption only). Updated <b>Figure 10</b> (Updated caption only).
*G	2022-08-18	Updated Document Title to read as “CYAT6165X, PSoC™ Automotive Multitouch Generation 6L Slider Datasheet”. Migrated to Infineon template.



## Revision history

Document revision	Date	Description of changes
*H	2023-05-11	Updated <b>Slider system specifications</b> : Updated <b>System performance specifications</b> : Updated description. Updated <b>Electrical Specifications</b> : Updated <b>DC specifications</b> : Added description. Updated <b>Flash specifications</b> : Updated description. Updated <b>Table 7</b> . Updated Note 10. Updated <b>Chip-level DC specifications</b> : Updated description. Updated <b>I/O port 0 (P0[0:1]) DC specifications</b> : Updated description. Updated <b>Table 9</b> . Updated <b>I/O port 1 (P1[0:3]) and XRES DC specifications</b> : Updated description. Updated <b>Table 10</b> . Updated <b>AC specifications</b> : Added description. Updated <b>SWD interface AC specifications</b> : Updated description. Updated <b>Chip-level AC specifications</b> : Updated description. Updated <b>I2C specifications</b> : Updated description. Updated <b>SPI specifications</b> : Updated description. Updated to new template. Completing Sunset Review.
*I	2024-06-19	Spec 51-85051 – Changed revision from *D to *E in <b>Figure 18</b> . Updated Package information in <b>Table 17</b> . Updated template. Updated to reflect correct metadata.
*J	2024-07-30	No content updates. Only ECN metadata updated.

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2024-07-30**

**Published by**

**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2024 Infineon Technologies AG.**  
**All Rights Reserved.**

**Do you have a question about this document?**

**Email:**  
[erratum@infineon.com](mailto:erratum@infineon.com)

**Document reference**  
**002-19012 Rev. \*J**

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.