

## Single line bidirectional TVS diode for ESD protection

Datasheet – production data




### Description

The ESDAVLC12-1BV2 is a bidirectional single line TVS diode designed to protect the data lines or other I/O ports against ESD transients.

The device is ideal for applications where both reduced printed circuit board space and high ESD protection levels are required.

Figure 1. Functional diagram



### Features

- 01005 package size
- Ultra small PCB area: 0.08 mm<sup>2</sup>
- Bidirectional device
- Low capacitance: 7 pF
- Minimum breakdown voltage:  $V_{BR} = 12\text{ V}$
- Halogen free and RoHS compliant

### Complies with the following standards:

- IEC 61000-4-2 level 4
  - 15 kV (air discharge)
  - 8 kV (contact discharge)

### Applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:


- Smartphones, mobile phone and accessories
- Tablet PCs, netbooks and notebooks
- Portable multimedia devices and accessories
- Digital cameras and camcorders
- Communication and highly integrated systems

# 1 Characteristics

**Table 1. Absolute maximum ratings ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ )**

Symbol	Parameter		Value	Unit
$V_{PP}$	Peak pulse voltage	IEC 61000-4-2: Contact discharge	8	kV
		Air discharge	15	
$I_{PP}$	Peak pulse current (8/20 $\mu$ s)		1.5	A
$T_j$	Operating junction temperature range		- 40 to + 125	$^{\circ}\text{C}$
$T_{stg}$	Storage temperature range		- 65 to + 150	$^{\circ}\text{C}$
$T_L$	Maximum lead temperature for soldering during 10 s		260	$^{\circ}\text{C}$

**Figure 2. Electrical characteristics (definitions)**



**Table 2. Electrical characteristics (values,  $T_{amb} = 25\text{ }^{\circ}\text{C}$ )**

Symbol	Test condition	Min.	Typ.	Max.	Unit
$V_{BR}$	$I_R = 1\text{ mA}$	12			V
$I_{RM}$	$V_{RM} = 10.5\text{ V}$		2.5	70	nA
$R_d$	Dynamic resistance, 100 ns pulse duration			2	$\Omega$
$V_{CL}$	$I_{PP} = 1\text{ A}$ ; 8/20 $\mu$ s			20	V
$V_{CL}$	8 kV contact discharge after 30 ns IEC 61000-4-2		33		V
$C_{line}$	$F = 1\text{ MHz}$ , $V_R = 0\text{ V}$		7	10	pF

Figure 3. Junction capacitance versus applied voltage (typical values)




Figure 4. Variation of leakage current versus junction temperature (typical values)




Figure 5. ESD response to IEC 61000-4-2 (+8 kV contact discharge)




Figure 6. ESD response to IEC 61000-4-2 (-8 kV contact discharge)




Figure 7. TLP measurements





Figure 8. S21 attenuation measurement result



## 2 Package information

- Epoxy meets UL94, V0
- Lead-free packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

Figure 9. ST01005 dimension definitions




Table 3. ST01005 dimension values

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.16	0.18	0.20	0.006	0.007	0.008
A1	0.00	0.02	0.05			0.002
b		0.17			0.0067	
D	0.38	0.40	0.42	0.014		
E	0.18	0.20	0.22	0.007	0.008	0.009
L		0.11			0.004	

Figure 10. Footprint in mm (inches)





Figure 11. Marking



Note: Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Figure 12. Tape and reel specifications




### 3 Recommendation on PCB assembly

#### 3.1 Stencil opening design

1. General recommendation on stencil opening design
  - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).


**Figure 13. Stencil opening dimensions**



- b) General design rule
  - Stencil thickness (T) = 75 ~ 125 μm
  - Aspect Ratio =  $\frac{W}{T} \geq 1.5$
  - Aspect Area =  $\frac{L \times W}{2T(L + W)} \geq 0.66$

2. Reference design
  - a) Stencil opening thickness: 100 μm
  - b) Stencil opening for central exposed pad: Opening to footprint ratio is 50%.
  - c) Stencil opening for leads: Opening to footprint ratio is 90%.

**Figure 14. Recommended stencil window position in mm (inches)**



#### 3.2 Solder paste

1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
2. “No clean” solder paste is recommended.
3. Offers a high tack force to resist component movement during high speed.
4. Solder paste with fine particles: powder particle size is 20-45 μm.

### 3.3 Placement


1. Manual positioning is not recommended.
2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
3. Standard tolerance of  $\pm 0.05$  mm is recommended.
4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

### 3.4 PCB design preference

1. To control the solder paste amount, the closed via is recommended instead of open vias.
2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

### 3.5 Reflow profile

Figure 15. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.  
Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

## 4 Ordering information

Figure 16. Ordering information scheme




Table 4. Ordering information

Order code	Marking <sup>(1)</sup>	Package	Weight	Base qty	Delivery mode
ESDAVLC12-1BV2	V	ST01005	0.043 mg	2000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assembly location

## 5 Revision history

Table 5. Document revision history

Date	Revision	Changes
02-Dec-2014	1	Initial release.

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

