171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

DESCRIPTION

The VDRM series of the MagI3C Power Modules Family comprise a fully integrated current mode DC/DC power supply with both the switching power stage, control circuitry, with synchronous switching power stage and passive all in one package These devices also feature built-in compensation circuitry and a soft-start feature for a smooth, safe power up. The 7 PIN PFM is an industrial high power density package with a low profile and a small outline.

The VDRM series offers high efficiency and delivers up to 5A of output current with accurate regulated output voltages. It operates from input voltage 6V to 36V.

They are available in an innovative package that enhances thermal performance and allows for hand or machine soldering.

The VDRM regulators also have on-board protection circuitry to guard against thermal and electrical damage. Thermal shut-down, over-current, overvoltage and under-voltage protections safeguard the regulator and include a short-circuit protection.



7 PIN PFM

FEATURES

- Peak efficiency up to 92%
- Current capability up to 5A
- Wide input voltage range: 6V-36V
- Wide output voltage range: 0.8V-6V
- Integrated inductor solution for quick time to market and ease of use
- Single exposed pad for best-in-class thermal performance
- Low output voltage ripple
- Under voltage lockout Protection (UVLO)
- Programmable soft-start and synchronization
- Thermal shut down, inrush current and output short current protection
- Temperature range: -40 to 125°C
- RoHS & REACh compliant

APPLICATIONS

- Point of Load DC-DC applications
- Servers, Data and Telecom
- System power supplies
- DSPs, FPGAs, MCUs and MPUs
- I/O interface

TYPICAL APPLICATION



PRELIMINARY

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

A PACKAGE MARKING



First row: Logo & Date code

Second row: Product family and type

Third row: Parameter code

Top View 7 PIN PFM

B PIN DESCRIPTION

PIN #	PIN SYMBOL	PIN DESCRIPTION
1	V_{IN}	Input power supply
2	SYNC	Set the frequency of the application
3	EN	Remote ON/OFF
4	AGND	Reference ground of the device
5	FB	Set up the output voltage
6	SS/TRK	Set up the soft-start function or tracking function
7	V_{OUT}	Regulated output voltage
EP	EP	Exposed Pad - Must be electrically connected to pin 4 external to package

C ORDERING INFORMATION

ORDER CODE	PART DESCRIPTION	PACKAGE	PACKING UNIT
171050601	WPMDM1500602JT	7 PIN PFM	Tape and Reel with 250 Units
178050601	WPMDM1500602JEV	Demokit	evaluation board 1 Unit

D SALES INFORMATION

SALES CONTACTS

Würth Elektronik eiSos GmbH & Co. KG
EMC & Inductive Solutions
Max-Eyth-Str. 1
74638 Waldenburg
Germany
Tel. +49 (0) 79 42 945 - 0
www.we-online.com
powermodules@we-online.com

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

E ABSOLUTE MAXIMUM RATINGS (1)

Preventive Caution: Exceeding the listed absolute maximum ratings below may affect the device negatively and may cause permanent damage. Therefore operating ratings are conditions under which operation of the device is intended to be functional. All values are referenced to GND and to a free ambient operating temperature of TA=25 ± 5°C unless otherwise specified.

SYMBOL	PARAMETER	LIMITS	UNIT
V_{IN}, to PGND	Input Voltage, On time resistor to AGND	-0.3 to 40	V
EN, SYNC to AGND	Enable, Sync Input to AGND	-0.3 to 5.5	V
SS/TRK, FB to AGND	Soft-Start/Track, Feedback Input to AGND	-0.3 to 2.5	V
AGND to PGND	Power Ground to AGND	-0.3 to 0.3	V
$V_{ESD-HBM}$	ESD, human body model (2)	-2000 to 2000	V
T_J	Junction temperature	150	°C
T_{ST}	Storage temperature	-65 to 150	°C

F RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN (3)	TYP (4)	MAX (3)	UNIT
V_{IN}	Input voltage	6	-	36	V
EN, SYNC	Enable, Sync input	0	-	5.0	V
T_A	Ambient temperature range	-40	-	85	°C
T_J	Junction temperature range	-40	-	125	°C

G THERMAL SPECIFICATIONS

SYMBOL	PARAMETER	VALUE	UNIT
θ_{JA}	Thermal resistance junction to ambient(5)	12	°C/W
θ_{JC}	Thermal resistance junction to case, no air flow	1.9	°C/W
T_{SD}	Thermal shut down, junction temperature, rising	165	°C
$T_{SD-HYST}$	Thermal shut down hysteresis, falling	15	°C
T_{SOLR}	Soldering temperature reflow, leads(6)	245	°C

H ELECTRICAL SPECIFICATIONS

Limits are valid for recommended junction temperature range of -40°C to 125°C. Typical values represent the most likely norm at following conditions: V_{IN}=12V, V_{OUT}=3.3V, T_A=25°C, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN (3)	TYP (4)	MAX (3)	UNIT
Specifications regarding supply voltage V_{IN}						
V_{IN}	Input voltage		6	12	36	V
Specifications regarding output voltage V_{OUT}						
V_{OUT}	Regulated output voltage		0.8	-	6	V
I_{OCP}	Over current protection		5.4	-	-	A
Specifications regarding to pin EN Enable						
V_{EN}	Low level input voltage	V_{EN} falling	1.10	1.279	1.458	V
V_{EN-HYS}	EN input hysteresis		-	-21	-	mV
Specifications regarding to the system						
f_{SW}	Free-running oscillator frequency	Sync input connected to ground	711	812	914	kHz
f_{SYNC}	Synchronization range		650	-	950	kHz

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

H ELECTRICAL SPECIFICATIONS

Limits are valid for recommended junction temperature range of -40°C to 125°C. Typical values represent the most likely norm at following conditions: V_{IN}=12V, V_{OUT}=3.3V, T_A=25°C, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN (3)	TYP (4)	MAX (3)	UNIT
$V_{IL-SYNC}$	Synchronization logic zero amplitude	Relative to AGND	-	-	0.4	V
$V_{IH-SYNC}$	Synchronization logic zero amplitude	Relative to AGND	1.5	-	-	V
$SYNC_{d.c.}$	Synchronization duty cycle range		15	50	85	%
	Maximum duty factor		-	83	-	%
Specifications regarding to the soft-start						
I_{SS}	SS source current	V_{SS} = 0V	40	50	60	µA
tss	Internal soft-start interval		-	1.6	-	msec
Specifications regarding to the regulation and over-voltage comparator						
V_{FB}	In-regulation feedback voltage	V_{SS} >+ 0.8V T_J = -40°C to 125°C I_{OUT} = 2A	0.776	0.796	0.816	V
V_{FB-OVP}	Feedback over-voltage protection threshold		-	0.86	-	V
I_{FB}	Feedback input bias current		-	5	-	nA
I_Q	Non Switching Input Current	V_{FB}= 0.86V	-	2.6	-	mA
I_{SD}	Shut Down Quiescent Current	V_{EN}= 0V	-	70	-	µA
Specifications regarding to the performance parameters						
ΔV_{OUT}	Output Voltage Ripple	V_{OUT}=3.3V, C_{OUT}=220µF w/ 7 mΩ ESR + 100µF X7R + 2x 0.047µF BW @ 20MHz	-	9	-	mV_{PP}
$\Delta V_{OUT}/\Delta V_{IN}$	Line Regulation	V_{IN} = 12V to 36V, I_{OUT}=0.001A	-	±0.02	-	%
$\Delta V_{OUT}/\Delta I_{OUT}$	Load Regulation	V_{IN} = 12V, I_{OUT} = 0.001A to 5A	-	1	-	mV/A
η	Efficiency	V_{IN}=12V, V_{OUT}=3.3V, I_{OUT}=1A	-	86	-	%
η	Efficiency	V_{IN} = 12V, V_{OUT} = 3.3V, I_{OUT} = 5A	-	81.5	-	%

NOTES

(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.

(2) The human body model is a 100pF capacitor discharged through a 1.5 kΩ resistor into each pin. Test method is per JESD-22-114.

(3) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.

(4) Typical numbers are at 25°C and represent the most likely parametric norm.

(5) Theta JA measured on a 3.5" x 3.5" four layer board, with three ounce copper on outer layers and two ounce copper on inner layers, sixty 10 mil thermal vias, no air flow, and 1W power dissipation. Refer to application note layout diagrams.

(6) JEDEC J-STD020

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

I TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: V_{IN} = 12V; C_{IN} = 2x10µF + 1µF X7R Ceramic; C_O = 220µF Specialty Polymer + 10µF Ceramic; T_{AMB} = 25°C for waveforms. Efficiency and dissipation plots marked with * have cycle skipping at light loads resulting in slightly higher Output ripple.

Efficiency: V_{OUT} = 5V @ T_{AMB} = 25°C



Power Loss: V_{OUT} = 5V @ T_{AMB} = 25°C



Efficiency: V_{OUT} = 3.3V @ T_{AMB} = 25°C



Power Loss: V_{OUT} = 3.3V @ T_{AMB} = 25°C



Efficiency: V_{OUT} = 2.5V @ T_{AMB} = 25°C



Power Loss: V_{OUT} = 2.5V @ T_{AMB} = 25°C



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

I TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: V_{IN} = 12V; C_{IN} = 2x10µF + 1µF X7R Ceramic; C_O = 220µF Specialty Polymer + 10µF Ceramic; T_{AMB} = 25°C for waveforms. Efficiency and dissipation plots marked with * have cycle skipping at light loads resulting in slightly higher Output ripple.

Efficiency: V_{OUT} = 1.8V @ T_{AMB} = 25°C



Power Loss: V_{OUT} = 1.8V @ T_{AMB} = 25°C



Efficiency: V_{OUT} = 1.2V @ T_{AMB} = 25°C



Power Loss: V_{OUT} = 1.2V @ T_{AMB} = 25°C



Efficiency: V_{OUT} = 0.8V @ T_{AMB} = 25°C



Power Loss: V_{OUT} = 0.8V @ T_{AMB} = 25°C



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

I TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: V_{IN} = 12V; C_{IN} = 2x10µF + 1µF X7R Ceramic; C_O = 220µF Specialty Polymer + 10µF Ceramic; T_{AMB} = 25°C for waveforms. Efficiency and dissipation plots marked with * have cycle skipping at light loads resulting in slightly higher Output ripple.

Efficiency: V_{OUT} = 5V @ T_{AMB} = 85°C



Power Loss: V_{OUT} = 5V @ T_{AMB} = 85°C



Efficiency: V_{OUT} = 3.3V @ T_{AMB} = 85°C



Power Loss: V_{OUT} = 3.3V @ T_{AMB} = 85°C



Efficiency: V_{OUT} = 2.5V @ T_{AMB} = 85°C



Power Loss: V_{OUT} = 2.5V @ T_{AMB} = 85°C



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

I TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: V_{IN} = 12V; C_{IN} = 2x10µF + 1µF X7R Ceramic; C_O = 220µF Specialty Polymer + 10µF Ceramic; T_{AMB} = 25°C for waveforms. Efficiency and dissipation plots marked with * have cycle skipping at light loads resulting in slightly higher Output ripple.

Efficiency: V_{OUT} = 1.8V @ T_{AMB} = 85°C



Power Loss: V_{OUT} = 1.8V @ T_{AMB} = 85°C



Efficiency: V_{OUT} = 1.2V @ T_{AMB} = 85°C



Power Loss: V_{OUT} = 1.2V @ T_{AMB} = 85°C



Efficiency: V_{OUT} = 0.8V @ T_{AMB} = 85°C



Power Loss: V_{OUT} = 0.8V @ T_{AMB} = 85°C



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

I TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: V_{IN} = 12V; C_{IN} = 2x10µF + 1µF X7R Ceramic; C_O = 220µF Specialty Polymer + 10µF Ceramic; T_{AMB} = 25°C for waveforms. Efficiency and dissipation plots marked with * have cycle skipping at light loads resulting in slightly higher Output ripple.

Thermal Derating: V_{OUT} = 3.3V @ θ_{JA} = 12°C/W



Thermal Derating: V_{OUT} = 3.3V @ θ_{JA} = 12°C/W



Normalizied Line and Load V_{OUT} = 3.3V



Output Rippel
V_{IN} = 12V, I_{OUT} = 5A, BW = 20MHz



Output Rippel
V_{IN} = 12V, I_{OUT} = 5A, BW = 250MHz



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

I TYPICAL PERFORMANCE CURVES

If not otherwise specified, the following conditions apply: V_{IN} = 12V; C_{IN} = 2x10µF + 1µF X7R Ceramic; C_O = 220µF Specialty Polymer + 10µF Ceramic; T_{AMB} = 25°C for waveforms. Efficiency and dissipation plots marked with * have cycle skipping at light loads resulting in slightly higher Output ripple.

Transient response
V_{IN} = 12V, I_{OUT} = 0.5 to 5A Step



Current Limit vs. Input Voltage



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

J CIRCUIT DESCRIPTION

MagI³C 7 Steps to design the power application

The next 7 simple steps will show how to select the external components to design your power application:

1. **Program under voltage lockout**
2. **Program output voltage**
3. **Select soft-start capacitor**
4. **Tracking supply option**
5. **Select output capacitor**
6. **Select input capacitor**
7. **Synchronisation option**



Step 1. Select Enable Divider, R_{ENT}, R_{ENB} and R_{ENH}

Internal to the module is a 2MΩ pull-up resistor connected from V_{IN} to Enable. For applications not requiring precision under voltage lock out (UVLO), the Enable input may be left open circuit and the internal resistor will always enable the module. In such case, the internal UVLO occurs typically at 4.3V ($V_{IN\ rising}$).

In applications with separate supervisory circuits Enable can be directly interfaced to a logic source. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the power-up cycle than the MagI³C power module output rail. Enable provides a precise 1.279V threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as V_{IN}. Additionally there is 21µA (typ) of switched offset current allowing programmable hysteresis. See Figure 1.

The function of the enable divider is to allow the designer to choose an input voltage below which the circuit will be disabled. This implements the feature of programmable UVLO. The two resistors should be chosen based on the following ratio:

$$\frac{R_{ENT}}{R_{ENB}} = \left(\frac{V_{IN\ UVLO}}{1.279V}\right) - 1 \qquad (1)$$

The MagI³C power module typical application shows 12.7kΩ for R_{ENB} and 42.2kΩ for R_{ENT} resulting in a rising UVLO of 5.46V. Note that this divider presents 8.33V to the input when the divider is raised to 36V which would exceed the recommended 5.5V limit for Enable. A midpoint 5.1V zener clamp is applied to allow the application to cover the full 6V to 36V range of operation. The zener clamp is not required if the target application prohibits the maximum Enable input voltage from being exceeded. Additional enable voltage hysteresis can be added with the inclusion of R_{ENH}. It is possible to select values for R_{ENT} and R_{ENB} such that R_{ENH} is a value of zero allowing it to be omitted from the design. Rising threshold can be calculated as follows:

J CIRCUIT DESCRIPTION

$$V_{EN}(rising) = 1.279\left(1 + \frac{(R_{ENT}\|2M\Omega)}{R_{ENB}}\right)$$

Whereas the falling threshold level can be calculated using:

$$V_{EN}(falling) = V_{EN}(rising) - 21\mu A * (R_{ENT}\|2M\Omega\|R_{ENTB} + R_{ENH})$$



Figure 1. Enable input detail

Step 2. Select Output Voltage (V_{OUT})
Output voltage is determined by a divider of two resistors connected between V_{OUT} and ground. The midpoint of the divider is connected to the FB input.
The ratio of the feedback resistors for a desired output voltage is:

$$\frac{R_{FBT}}{R_{FBB}} = \left(\frac{V_{OUT}}{0.796V}\right) - 1 \qquad (2)$$

These resistors should be chosen from values in the range of 1kΩ to 10kΩ.
For V_{OUT} = 0.8V the FB pin can be connected to the output directly and R_{FBB} can be set to 8.06kΩ to provide minimum output load. A table of values for R_{FBT} and R_{FBB}, is included in the applications circuit.

Step 3. Select Soft-Start Capacitor (C_{SS})
Programmable soft-start permits the regulator to slowly ramp to its steady state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.
Upon turn-on, after all UVLO conditions have been passed, an internal 1.6ms circuit slowly ramps the SS/TRK input to implement internal soft start. If 2ms is an adequate turn–on time then the Css capacitor can be left unpopulated. Longer soft-start periods are achieved by adding an external capacitor to this input.
Soft start duration is given by the formula:

$$C_{SS} = t_{SS} * \frac{50\mu A}{0.796V} \qquad (3)$$

with t_{ss} = select soft-start time in (ms)

Using a 0.22µF capacitor results in 3.5ms typical soft-start duration; and 0.47µF results in 7.5ms typical. 0.47µF is a recommended initial value. As the soft-start input exceeds 0.796V the output of the power stage will be in regulation and the 50µA current is deactivated. Note that the following conditions will reset the soft-start capacitor by discharging the SS input to ground with an internal current sink.

- The enable input being “pulled low”

J CIRCUIT DESCRIPTION

- Thermal shutdown condition
- Internal V_{CC} UVLO (Approx 4.3V input to V_{IN})

Step 4. Tracking Supply divider option

The tracking function allows the module to be connected as a slave supply to a primary voltage rail (often the 3.3V system rail) where the slave module output voltage is lower than that of the master. Proper configuration allows the slave rail to power up coincident with the master rail such that the voltage difference between the rails during ramp-up is small (i.e.<0.15V typ). The values for the tracking resistive divider should be selected such that the effect of the internal 50uA current source is minimized. In most cases the ratio of the tracking divider resistors is the same as the ratio of the output voltage setting divider. Proper operation in tracking mode dictates the soft-start time of the slave rail be shorter than the master rail; a condition that is easy satisfy since the C_{SS} cap is replaced by R_{TKB}. The tracking function is only supported for the power up interval of the master supply; once the SS/TRK rises past 0.8V the input is no longer enabled and the 50 µA internal current source is switched off.



Figure 2. Tracking option input detail

Step 5. Select Output Capacitor (C_{OUT})

None of the required C_{OUT} output capacitance is contained within the module. A minimum value of 200 µF is required based on the values of internal compensation in the error amplifier. Low ESR tantalum, organic semiconductor or specialty polymer capacitor types are recommended for obtaining lowest ripple. The output capacitor C_{OUT} may consist of several capacitors in parallel placed in close proximity to the module. The output capacitor assembly must also meet the worst case minimum ripple current rating of 0.5 * $I_{LR\ P\text{-}P}$, as calculated in equation (14) below. Beyond that, additional capacitance will reduce output ripple so long as the ESR is low enough to permit it. Loop response verification is also valuable to confirm closed loop behavior. For applications with dynamic load steps; the following equation provides a good first pass approximation of C_{OUT} for load transient requirements. Where $V_{OUT\text{-}Train}$ is 100mV on a 3.3V output design.

$$C_{OUT} \geq \frac{I_{OUT-Train}}{((V_{OUT-Train} - ESR * I_{OUT-Train}) * (F_{sw}/V_{OUT}))} \quad (4)$$

For example:

$$C_{OUT} \geq \frac{4.5A}{(0.1V - 0.007 * 4.5) * \left(\frac{800000}{3.3}\right))} \quad (5)$$

$$C_{OUT} \geq 271\mu F \quad (6)$$

Note that the stability requirement for 200µF minimum output capacitance will take precedence.
One recommended output capacitor combination is a 220uF, 7 milliohm ESR specialty polymer cap in parallel with a

J CIRCUIT DESCRIPTION

100µF 6.3V X5R ceramic. This combination provides excellent performance that may exceed the requirements of certain applications. Additionally some small ceramic capacitors can be used for high frequency EMI suppression.

Step 6. Select Input Capacitor (C_{IN})

The MagI³C power module contains a small amount of internal ceramic input capacitors. Additional input capacitance is required external to the module to handle the input ripple current of the application. The input capacitor can be several capacitors in parallel. This input capacitance should be located in very close proximity to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value. Input ripple current rating is dictated by the equation:

$$I(C_{IN(RMS)}) \approxeq \frac{1}{2} * I_{OUT} * \sqrt{(D / 1 - D)} \qquad (8)$$

$$\text{where } D \approxeq \frac{V_{OUT}}{V_{IN}}$$

(As a point of reference, the worst case ripple current will occur when the module is presented with full load current and when $V_{IN} = 2 * V_{OUT}$).
Recommended minimum input capacitance is 22µF X7R (or X5R) ceramic with a voltage rating at least 25% higher than the maximum applied input voltage for the application. It is also recommended that attention be paid to the voltage and temperature derating of the capacitor selected. It should be noted that ripple current rating of ceramic capacitors may be missing from the capacitor data sheet and you may have to contact the capacitor manufacturer for this parameter.
If the system design requires a certain minimum value of peak-to-peak input ripple voltage (ΔV_{IN}) be maintained then the following equation may be used.

$$C_{IN} \geq \frac{I_{OUT} * D * (1-D)}{f_{SW-CCM} * \Delta V_{IN}} \qquad (9)$$

If ΔV_{IN} is 1% of V_{IN} for a 12V input to 3.3V output application this equals 120 mV and f_{SW} = 812kHz.

$$C_{IN} \geq \frac{5A * \frac{3.3V}{12V} * (1-\frac{3.3V}{12V})}{812000 * 0.120V}$$

$$C_{IN} \geq 10.2\mu F$$

Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines. The MagI³C power module typical applications schematic and evaluation board include a 150µF 50V aluminum capacitor for this function. There are many situations where this capacitor is not necessary.

Step 7. Synchronisation option (SYNC)
The PWM switching frequency can be synchronized to an external frequency source. If this feature is not used, connect this input either directly to ground, or connect to ground through a resistor of 1.5kΩ ohm or less. The allowed synchronization frequency range is 650kHz to 950 kHz. The typical input threshold is 1.4V transition level. Ideally the input clock should overdrive the threshold by a factor of 2, so direct drive from 3.3V logic via a 1.5kΩ Thevenin source resistance is recommended. Note that applying a sustained “logic 1” corresponds to zero hertz PWM frequency and will cause the module to stop switching.

Power loss and board thermal requirements

J CIRCUIT DESCRIPTION

For example:
$V_{IN} = 24V, V_{OUT} = 3.3V, I_{OUT} = 5A, T_{AMB(MAX)} = 85°C,$
the device must see a maximum junction-to-ambient thermal resistance of:

$$\theta_{CA} < \frac{(T_{J-MAX} - T_{AMB(MAX)})}{P_{IC-Loss}} - \theta_{JC} \qquad (10)$$

Given the typical thermal resistance from junction to case to be 1.9°C/W. Use the 85°C power dissipation curves in the typical performance characteristics section to estimate the $P_{IC-LOSS}$ for the application being designed. In this application it is 5.5W.

$$\theta_{CA} = \frac{(125°C - 85°C)}{5.5W} - 1.9°\frac{C}{W} = 5.37°C/W$$

Power Loss: V_{OUT} = 3.3V @ T_{AMB} = 85°C



To achieve this thermal resistance the PCB is required to dissipate the heat effectively. The area of the PCB will have a direct effect on the overall junction-to-ambient thermal resistance. In order to estimate the necessary copper area we can refer to the following package thermal resistance graph. This graph is taken from the typical performance characteristics section and shows how the θ_{JA} varies with the PCB area.

Package Thermal Resistance θ_{JA} 4 Layer Printed Circuit Board with 35µm Copper



For $\theta_{CA} < 5.37°C/W$ and only natural convection (i.e. no air flow), the PCB area can be smaller than 18cm^2. This corresponds to a square board with 3cm x 3cm copper area, 4 layers, and 35µm copper thickness. Higher copper thickness will further improve the overall thermal performance. Note that thermal vias should be placed under the IC package to easily transfer heat from the top layer of the PCB to the inner layers and the bottom layer.

J CIRCUIT DESCRIPTION

PCB Layout Instructions:

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following five simple design rules.



1: Minimize area of switched current loops.
From an EMI reduction standpoint, it is imperative to minimize the high di/dt paths during PC board layout. The high current loops that do not overlap have high di/dt content that will cause observable high frequency noise on the output pin if the input capacitor (C_{in1}) is placed at a distance away from the MagI³C power module. Therefore place C_{IN1} as close as possible to the MagI³C power module V_{IN} and PGND exposed pad. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the PGND exposed pad.

2: Have a single point ground.
The ground connections for the feedback, soft-start, and enable components should be routed to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to PGND.

3: Minimize trace length to the FB pin.
The feedback resistors, R_{FBT} and R_{FBB}, and the feed forward capacitor C_{FF}, should be located close to the FB pin. Since the FB node is high impedance, maintain the copper area as small as possible. The traces from R_{FBT}, R_{FBB}, and C_{FF} should be routed away from the body of the MagI³C power module to minimize noise pickup.

4: Make input and output bus connections as wide as possible.
This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so will correct for voltage drops and provide optimum output accuracy.

5: Provide adequate device heat-sinking.
Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6 x 10 via array with minimum via diameter of 254µm thermal vias spaced 1mm. Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

K BLOCK DIAGRAM



171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

L PIN CONFIGURATION



Top View 7 pin PFM

M DETAILED PIN DESCRIPTION

PIN #	PIN SYMBOL	TYPE	PIN DESCRIPTION
1	V_{IN}	PWR	The supply input pin is a terminal for unregulated input voltage source. It is required to use a filtering capacitance nearby input voltage pin and PGND.
2	SYNC	I	The Sync Input pin apply a CMOS logic level square wave whose frequency is between 650 kHz and 950 kHz to synchronize the PWM operating frequency to an external frequency source. When not using synchronization connect to ground. The module free running PWM frequency is 812kHz (Typ).
3	EN	I	The enable input pin is connected to the precision enable comparator and the rising threshold is at 1.18V. Maximum recommended input level is 6.5V.
4	AGND	PWR	The analog ground pin is for all stated voltages the reference point and must be connected externally to PGND.
5	FB	I	The feedback pin is internally connected to the regulation amplifier, the over-voltage and short-circuit comparators. The regulation reference point is 0.796V at this input pin. Connect the feedback resistor divider between the output and AGND to set up the output voltage.
6	SS/TRK	I	The Soft-Start and Tracking pin is to extend the 1.6ms internal soft-start connect an external soft start capacitor. For tracking connect to an external resistive divider connected to a higher priority supply rail.
7	V_{OUT}	O	The output voltage pin is connected to the internal inductor. For the best stability and operation connect the output capacitor between this pin and PGND.
EP	EP	Exposed Pad	Exposed Pad – Internally connected to pin 4. Used to dissipate heat during operation. Must be electrically connected to pin 4 external to package.

N PROTECTIVE FEATURES

OUTPUT OVER-VOLTAGE PROTECTION (OVP)

The voltage at FB is compared to a 0.92V internal reference. If FB rises above 0.92V the on-time is immediately terminated. This condition is known as over-voltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output load is decreased very suddenly. Once OVP is activated, the top MOSFET on-times will be inhibited until the condition clears. Additionally, the synchronous MOSFET will remain on until inductor current falls to zero.

OVER CURRENT PROTECTION (OCP)

Current limit detection is carried out during the off-time by monitoring the current in the synchronous MOSFET. Referring to the Functional Block Diagram, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds the I_{CL} value, the current limit comparator disables the start of the next on-time period. The next switching cycle will occur only if the FB input is less than 0.8V and the inductor current has decreased below I_{CL}. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. So long as inductor current exceeds I_{CL}, further on-time intervals for the top MOSFET will not occur. Switching frequency is lower during current limit due to the longer off-time. It should also be noted that DC current limit varies with duty cycle, switching frequency, and temperature.

OVER TEMPERATURE PROTECTION (OTP)

The junction temperature of the MagI³C power module should not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal Thermal Shutdown circuit which activates at 165°C (typ) causing the device to enter a low power standby state. In this state the main MOSFET remains off causing V_{OUT} to fall, and additionally the C_{SS} capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back below 145°C (typ Hyst = 20°C) the SS pin is released, V_{OUT} rises smoothly, and normal operation resumes.
Applications requiring maximum output current especially those at high input voltage may require additional derating at elevated temperatures.

ZERO COIL CURRENT DETECTION (ZCCT)

The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next on-time. This circuit enables the DCM operating mode, which improves efficiency at light loads.

OUTPUT UNDER-VOLTAGE PROTECTION (UVP)

The MagI³C power module will properly start up into a pre-biased output. This startup situation is common in multiple rail logic applications where current paths may exist between different power rails during the startup sequence. The pre-bias level of the output voltage must be less than the input UVLO set point. This will prevent the output pre-bias from enabling the regulator through the high side MOSFET body diode.

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

O APPLICATIONS

The MagI³C power module for high output voltage is easy-to-use DC-DC solutions capable of driving up to a 5A load with exceptional power conversion efficiency, output voltage accuracy, line and load regulation. They are available in an innovative package that enhances thermal performance and allows for hand or machine soldering. Following application circuits show possible operating configurations.

O1 APPLICATIONS CIRCUIT



O1a Bill of Materials for Design Example 1:

Recommended component values: T_A = 25°C

Ref Design	Description	Case Size	Part
MP1	MagI³C Power Module	7 pin PFM	WE MagI³C Power Module
$C_{IN}^{1,2}$, C_{OUT}^{1}	0,047µF, 50V, X7R, ±10%	1206	Capacitor
$C_{IN}^{3,4}$	10µF, 50V, X5R, ±20%	1210	Capacitor
C_{OUT}^{2}	100µF, 6,3V, X5R, ±20%	1210	Capacitor
C_{OUT}^{3}	220µF, 6,3V, Polymer-Cap, ±20%	7343	Capacitor
C_{SS}	0.47µF, 16V, X7R, ±10%	0805	Capacitor
$C_{FF\ opt.}$	DNP		
R_{ENB}	11.8kΩ, ±1%	0805	Resistor
R_{ENT}	68.1kΩ, ±1%	0805	Resistor
R_{FBT}	3.32kΩ, ±1%	0805	Resistor
R_{FBB}	1.07kΩ, ±1%	0805	Resistor
R_{ON}	61.9kΩ, ±1%	0805	Resistor

DNP = Component not populated

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

O2 APPLICATIONS CIRCUIT



O2a Bill of Materials for Design Example 2:

Recommended component values: T_A = 25°C, I_{OUT} = 5A

V_{out}	5V	3.3V	2.5V	1.8V	1.5V	1.2V
R_{FBT}	5.62kΩ	3.32kΩ	2.26kΩ	1.87kΩ	1.00kΩ	1.07kΩ
R_{FBB}	1.07kΩ	1.07kΩ	1.07kΩ	1.5kΩ	1.13kΩ	2.05kΩ
C_{IN}	22µF					
C_{OUT}	220µF					
C_{SS}	0.47µF					
V_{IN}	9-36V	7-36V	6-36V	6-36V	6-36V	6-36V

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

P PHYSICAL DIMENSIONS (mm)



Scale - 2:1



Scale - 2:1

recommended soldering pad
solder past recommendation 150µm

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

Q DOCUMENT HISTORY

DOCUMENT HISTORY

Revision	Date	Description
0.1	08.02.2013	Preliminary version
0.2	11.10.2013	Page 20: Schematic and table corrected Page 21: Recommended component values fitted

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

CAUTIONS AND WARNINGS

The following conditions apply to all goods within the product series of MagI³C of Würth Elektronik eiSos GmbH & Co. KG:

General:
All recommendations according to the general technical specifications of the data-sheet have to be complied with.

The disposal and operation of the product within ambient conditions which probably alloy or harm the component surface has to be avoided.

If the product is potted in customer applications, the potting material might shrink during and after hardening. Accordingly to this the product is exposed to the pressure of the potting material with the effect that the body and termination is possibly damaged by this pressure and so the electrical as well as the mechanical characteristics are endanger to be affected. After the potting material is cured, the body and termination of the product have to be checked if any reduced electrical or mechanical functions or destructions have occurred.

The responsibility for the applicability of customer specific products and use in a particular customer design is always within the authority of the customer. All technical specifications for standard products do also apply for customer specific products.

Washing varnish agent that is used during the production to clean the application might damage or change the characteristics of the body, pins or termination. The washing varnish agent could have a negative effect on the long turn function of the product.
Direct mechanical impact to the product shall be prevented as the material of the body, pins or termination could flake or in the worst case it could break. As these devices are sensitive to electrostatic discharge customer shall follow proper IC Handling Procedures.

Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Würth Elektronik eiSos GmbH & Co. KG components in its applications, notwithstanding any applications-related information or support that may be provided by Würth Elektronik eiSos GmbH & Co. KG. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Customer will fully indemnify Würth Elektronik eiSos and its representatives against any damages arising out of the use of any Würth Elektronik eiSos GmbH & Co. KG components in safety-critical applications.

Product specific:
Follow all instructions mentioned in the datasheet, especially:

- The solder profile has to be complied with according to the technical reflow/ or wave soldering specification, otherwise no warranty will be sustained.
- All products are supposed to be used before the end of the period of 12 months based on the product date-code, if not a 100% solderability can´t be warranted.
- Violation of the technical product specifications such as exceeding the absolute maximum ratings will result in the loss of warranty.
- It is also recommended to return the body to the original moisture proof bag and reseal the moisture proof bag again.
- ESD prevention methods need to be followed for manual handling and processing by machinery.

171050601/WPMDM1500602J

MagI³C Power Module Product Family
VDRM - Variable Step Down Regulator Module

IMPORTANT NOTES

The following conditions apply to all goods within the product range of Würth Elektronik eiSos GmbH & Co. KG:

1. General Customer Responsibility
Some goods within the product range of Würth Elektronik eiSos GmbH & Co. KG contain statements regarding general suitability for certain application areas. These statements about suitability are based on our knowledge and experience of typical requirements concerning the areas, serve as general guidance and cannot be estimated as binding statements about the suitability for a customer application. The responsibility for the applicability and use in a particular customer design is always solely within the authority of the customer. Due to this fact it is up to the customer to evaluate, where appropriate to investigate and decide whether the device with the specific product characteristics described in the product specification is valid and suitable for the respective customer application or not. Accordingly, the customer is cautioned to verify that datasheet are current before placing orders.

2. Customer Responsibility related to Specific, in particular Safety-Relevant Applications
It has to be clearly pointed out that the possibility of a malfunction of electronic components or failure before the end of the usual lifetime cannot be completely eliminated in the current state of the art, even if the products are operated within the range of the specifications. In certain customer applications requiring a very high level of safety and especially in customer applications in which the malfunction or failure of an electronic component could endanger human life or health it must be ensured by most advanced technological aid of suitable design of the customer application that no injury or damage is caused to third parties in the event of malfunction or failure of an electronic component.

3. Best Care and Attention
Any product-specific notes, warnings and cautions must be strictly observed.

4. Customer Support for Product Specifications
Some products within the product range may contain substances which are subject to restrictions in certain jurisdictions in order to serve specific technical requirements. Necessary information is available on request. In this case the field sales engineer or the internal sales person in charge should be contacted who will be happy to support in this matter.

5. Product R&D
Due to constant product improvement product specifications may change from time to time. As a standard reporting procedure of the Product Change Notification (PCN) according to the JEDEC-Standard inform about minor and major changes. In case of further queries regarding the PCN, the field sales engineer or the internal sales person in charge should be contacted. The basic responsibility of the customer as per Section 1 and 2 remains unaffected.

6. Product Life Cycle
Due to technical progress and economical evaluation we also reserve the right to discontinue production and delivery of products. As a standard reporting procedure of the Product Termination Notification (PTN) according to the JEDEC-Standard we will inform at an early stage about inevitable product discontinuance. According to this we cannot guarantee that all products within our product range will always be available. Therefore it needs to be verified with the field sales engineer or the internal sales person in charge about the current product availability expectancy before or when the product for application design-in disposal is considered. The approach named above does not apply in the case of individual agreements deviating from the foregoing for customer-specific products.

7. Property Rights
All the rights for contractual products produced by Würth Elektronik eiSos GmbH & Co. KG on the basis of ideas, development contracts as well as models or templates that are subject to copyright, patent or commercial protection supplied to the customer will remain with Würth Elektronik eiSos GmbH & Co. KG. Würth Elektronik eiSos GmbH & Co. KG does not warrant or represent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, application, or process in which Würth Elektronik eiSos GmbH & Co. KG components or services are used.

8. General Terms and Conditions
Unless otherwise agreed in individual contracts, all orders are subject to the current version of the “General Terms and Conditions of Würth Elektronik eiSos Group”, last version available at www.we-online.com.