

This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Cyclone® V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in –C6 (fastest), –C7, and –C8 speed grades. Industrial devices are offered in the –I7 speed grade. Automotive devices are offered in the –A7 speed grade.



For more information about the densities and packages of devices in the Cyclone V family, refer to the [Cyclone V Device Overview](#).

Electrical Characteristics

The following sections describe the electrical characteristics of Cyclone V devices.

Operating Conditions

Cyclone V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Cyclone V devices, you must consider the operating requirements described in this datasheet.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 1 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1 lists the Cyclone V absolute maximum ratings.

Table 1. Absolute Maximum Ratings for Cyclone V Devices—Preliminary

Symbol	Description	Minimum	Maximum	Unit
V_{CC}	Core voltage and periphery circuitry power supply	-0.5	1.35	V
V_{CCPGM}	Configuration pins power supply	-0.5	3.75	V
V_{CC_AUX}	Auxiliary supply	-0.5	3.75	V
V_{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
V_{CCPD}	I/O pre-driver power supply	-0.5	3.75	V
V_{CCIO}	I/O power supply	-0.5	3.9	V
V_{CCA_FPLL}	PLL analog power supply	-0.5	3.75	V
V_{CCH_GXB}	Transceiver high voltage power	-0.5	3.75	V
V_{CCE_GXB}	Transceiver power	-0.5	1.35	V
V_{CCL_GXB}	Transceiver clock network power	-0.5	1.35	V
V_I	DC input voltage	-0.5	3.80	V
V_{CC_HPS}	HPS core voltage and periphery circuitry power supply	-0.5	1.35	V
V_{CCPD_HPS}	HPS I/O pre-driver power supply	-0.5	3.75	V
V_{CCIO_HPS}	HPS I/O power supply	-0.5	3.9	V
$V_{CCRSTCLK_HPS}$	HPS reset and clock input pins power supply	-0.5	3.75	V
V_{CCPLL_HPS}	HPS PLL analog power supply	-0.5	3.75	V
I_{OUT}	DC output current per pin	-25	40	mA
T_J	Operating junction temperature	-55	125	°C
T_{STG}	Storage temperature (No bias)	-65	150	°C

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in Table 2 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

Table 2. Maximum Allowed Overshoot During Transitions for Cyclone V Devices—Preliminary

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)	AC input voltage	3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
		4.15	9	%
		4.2	8	%
		4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
		4.5	0.6	%
4.55	0.4	%		
4.6	0.2	%		

Recommended Operating Conditions

Recommended operating conditions are the functional operation limits for the AC and DC parameters for Cyclone V devices.

Table 3 lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 3. Recommended Operating Conditions for Cyclone V Devices—Preliminary (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V_{CC}	Core voltage, periphery circuitry power supply, transceiver physical coding sublayer (PCS) power supply, and transceiver PCI Express® (PCIe®) hard IP digital power supply	—	1.07	1.1	1.13	V
V_{CC_AUX}	Auxiliary supply	—	2.375	2.5	2.625	V
$V_{CCPD}^{(1)}$	I/O pre-driver (3.3 V) power supply	—	3.135	3.3	3.465	V
	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
V_{CCIO}	I/O buffers (3.3 V) power supply	—	3.135	3.3	3.465	V
	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	—	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	—	1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	—	1.283	1.35	1.418	V
	I/O buffers (1.25 V) power supply	—	1.19	1.25	1.31	V
V_{CCPGM}	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
	Configuration pins (3.3 V) power supply	—	3.135	3.3	3.465	V
	Configuration pins (3.0 V) power supply	—	2.85	3.0	3.15	V
	Configuration pins (2.5 V) power supply	—	2.375	2.5	2.625	V
$V_{CCBAT}^{(3)}$	Configuration pins (1.8 V) power supply	—	1.71	1.8	1.89	V
	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
V_I	DC input voltage	—	-0.5	—	3.6	V
V_O	Output voltage	—	0	—	V_{CCIO}	V
T_J	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C
		Automotive	-40	—	125	°C

Table 3. Recommended Operating Conditions for Cyclone V Devices—Preliminary (Part 2 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$t_{\text{RAMP}}^{(4)}$	Power supply ramp time	Standard POR	200 μs	—	100 ms	—
		Fast POR	200 μs	—	4 ms	—

Notes to Table 3:

- (1) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V. V_{CCPD} must be 3.3 V when V_{CCIO} is 3.3 V.
- (2) PLL digital voltage is regulated from $V_{\text{CCA_FPLL}}$.
- (3) If you do not use the design security feature in Cyclone V devices, connect V_{CCBAT} to a 1.5-V, 2.5-V, or 3.0-V power supply. The power-on reset (POR) circuitry monitors V_{CCBAT} . Cyclone V devices do not exit POR if V_{CCBAT} stays low.
- (4) This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when $\text{HPS_PORSEL} = 0$ and t_{RAMP} specifications for fast POR when $\text{HPS_PORSEL} = 1$.

Table 4 lists the transceiver power supply recommended operating conditions for Cyclone V GX and GT devices.

Table 4. Transceiver Power Supply Operating Conditions for Cyclone V GX and GT Devices—Preliminary

Symbol	Description	Minimum	Typical	Maximum	Unit
$V_{\text{CCH_GXBL}}$	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
$V_{\text{CCE_GXBL}}^{(1), (2)}$	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V
$V_{\text{CCL_GXBL}}^{(1), (2)}$	Clock network power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V

Notes to Table 4:

- (1) Altera recommends increasing the $V_{\text{CCE_GXBL}}$ and $V_{\text{CCL_GXBL}}$ typical value from 1.1 V to 1.2 V for Cyclone V GT FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (2) Altera recommends increasing the $V_{\text{CCE_GXBL}}$ and $V_{\text{CCL_GXBL}}$ typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

Table 5 lists the steady-state voltage values expected from Cyclone V system-on-a-chip (SoC) FPGA with ARM®-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus.

Table 5. HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices⁽¹⁾—Preliminary (Part 1 of 2)

Symbol	Description	Minimum	Typical	Maximum	Unit
$V_{\text{CC_HPS}}$	HPS core voltage and periphery circuitry power supply	1.07	1.1	1.13	V
$V_{\text{CCPD_HPS}}^{(2)}$	HPS I/O pre-driver (3.3 V) power supply	3.135	3.3	3.465	V
	HPS I/O pre-driver (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O pre-driver (2.5 V) power supply	2.375	2.5	2.625	V
$V_{\text{CCIO_HPS}}$	HPS I/O buffers (3.3 V) power supply	3.135	3.3	3.465	V
	HPS I/O buffers (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O buffers (2.5 V) power supply	2.375	2.5	2.625	V
	HPS I/O buffers (1.8 V) power supply	1.71	1.8	1.89	V
	HPS I/O buffers (1.5 V) power supply	1.425	1.5	1.575	V
	HPS I/O buffers (1.2 V) power supply	1.14	1.2	1.26	V

Table 5. HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices ⁽¹⁾—Preliminary (Part 2 of 2)

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CCRSTCLK_HPS}	HPS reset and clock input pins (3.3 V) power supply	3.135	3.3	3.465	V
	HPS reset and clock input pins (3.0 V) power supply	2.85	3.0	3.15	V
	HPS reset and clock input pins (2.5 V) power supply	2.375	2.5	2.625	V
	HPS reset and clock input pins (1.8 V) power supply	1.71	1.8	1.89	V
V _{CCPLL_HPS}	HPS PLL analog voltage regulator power supply	2.375	2.5	2.625	V
V _{CC_AUX_SHARED}	HPS and FPGA shared auxiliary power supply	2.375	2.5	2.625	V

Notes to Table 5:

- (1) Refer to Table 3 for the steady-state voltage values expected from the FPGA portion of the Cyclone V system-on-a-chip (SoC) FPGAs.
- (2) V_{CCPD_HPS} must be 2.5 V when V_{CCIO_HPS} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS} must be 3.0 V when V_{CCIO_HPS} is 3.0 V. V_{CCPD_HPS} must be 3.3 V when V_{CCIO_HPS} is 3.3 V.

DC Characteristics

This section lists the following specifications:

- Supply Current and Power Consumption
- I/O Pin Leakage Current
- Bus Hold Specifications
- OCT Specifications
- Pin Capacitance
- Hot Socketing

Supply Current and Power Consumption

Standby current is the current drawn from the respective power rails used for power budgeting.

Altera offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus® II PowerPlay Power Analyzer feature.

Use the Excel-based Early Power Estimator (EPE) before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

I/O Pin Leakage Current

Table 6 lists the Cyclone V I/O pin leakage current specifications.

Table 6. I/O Pin Leakage Current for Cyclone V Devices—Preliminary

Symbol	Description	Conditions	Min	Typ	Max	Unit
I_I	Input pin	$V_I = 0\text{ V to }V_{CCIO\text{MAX}}$	-30	—	30	μA
I_{OZ}	Tri-stated I/O pin	$V_O = 0\text{ V to }V_{CCIO\text{MAX}}$	-30	—	30	μA

Bus Hold Specifications

Table 7 lists the Cyclone V device bus hold specifications. The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 7. Bus Hold Parameters for Cyclone V Devices—Preliminary

Parameter	Symbol	Conditions	$V_{CCIO}\text{ (V)}$												Unit
			1.2		1.5		1.8		2.5		3.0		3.3		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I_{SUSL}	$V_{IN} > V_{IL}$ (max.)	8	—	12	—	30	—	50	—	70	—	70	—	μA
Bus-hold, high, sustaining current	I_{SUSH}	$V_{IN} < V_{IH}$ (min.)	-8	—	-12	—	-30	—	-50	—	-70	—	-70	—	μA
Bus-hold, low, overdrive current	I_{ODL}	$0\text{V} < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	—	500	μA
Bus-hold, high, overdrive current	I_{ODH}	$0\text{V} < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	—	-500	μA
Bus-hold trip point	V_{TRIP}	—	0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

OCT Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 8 lists the Cyclone V OCT termination calibration accuracy specifications. The OCT calibration accuracy is valid at the time of calibration only.

Table 8. OCT Calibration Accuracy Specifications for Cyclone V Devices

Symbol	Description	Conditions (V)	Calibration Accuracy			Unit
			-C6	-C7, -I7	-C8, -A7	
25-Ω R _S	Internal series termination with calibration (25-Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
50-Ω R _S	Internal series termination with calibration (50-Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%
34-Ω and 40-Ω R _S	Internal series termination with calibration (34-Ω and 40-Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25, 1.2	±15	±15	±15	%
48-Ω, 60-Ω, and 80-Ω R _S	Internal series termination with calibration (48-Ω, 60-Ω, and 80-Ω setting)	V _{CCIO} = 1.2	±15	±15	±15	%
50-Ω R _T	Internal parallel termination with calibration (50-Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%
20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω R _T	Internal parallel termination with calibration (20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω setting)	V _{CCIO} = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%
60-Ω and 120-Ω R _T	Internal parallel termination with calibration (60-Ω and 120-Ω setting)	V _{CCIO} = 1.2	-10 to +40	-10 to +40	-10 to +40	%
25-Ω R _{S_left_shift}	Internal left shift series termination with calibration (25-Ω R _{S_left_shift} setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%



Calibration accuracy for the calibrated on-chip series termination (R_S OCT) and on-chip parallel termination (R_T OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 9 lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.

Table 9. OCT Without Calibration Resistance Tolerance Specifications for Cyclone V Devices—Preliminary

Symbol	Description	Conditions (V)	Resistance Tolerance			Unit
			-C6	-C7, -I7	-C8, -A7	
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCIO} = 3.0 and 2.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCIO} = 1.8 and 1.5	±30	±40	±40	%
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCIO} = 1.2	±35	±50	±50	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCIO} = 3.0 and 2.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCIO} = 1.8 and 1.5	±30	±40	±40	%
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCIO} = 1.2	±35	±50	±50	%
100-Ω R _D	Internal differential termination (100-Ω setting)	V _{CCIO} = 2.5	±25	±40	±40	%

Use Table 10 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration (1), (2), (3), (4), (5), (6)—Preliminary

$$R_{OCT} = R_{SCAL} \left(1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

Notes to Equation 1:

- (1) The R_{OCT} value calculated from Equation 1 shows the range of OCT resistance with the variation of temperature and V_{CCIO}.
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power up.
- (4) ΔV is the variation of voltage with respect to V_{CCIO} at power up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of R_{SCAL} with voltage.

Table 10 lists the OCT variation with temperature and voltage after the power-up calibration. The OCT variation is valid for a V_{CCIO} range of $\pm 5\%$ and a temperature range of 0° to 85°C .

Table 10. OCT Variation after Power-Up Calibration for Cyclone V Devices

Symbol	Description	V_{CCIO} (V)	Typical	Unit
dR/dV	OCT variation with voltage without recalibration	3.0	0.100	% / mV
		2.5	0.100	
		1.8	0.100	
		1.5	0.100	
		1.35	0.150	
		1.25	0.150	
		1.2	0.150	
dR/dT	OCT variation with temperature without recalibration	3.0	0.189	% / $^\circ\text{C}$
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.35	0.200	
		1.25	0.200	
		1.2	0.317	

Pin Capacitance

Table 11 lists the Cyclone V device family pin capacitance.

Table 11. Pin Capacitance for Cyclone V Devices

Symbol	Description	Value	Unit
C_{IOTB}	Input capacitance on top and bottom I/O pins	5.5	pF
C_{IOLR}	Input capacitance on left and right I/O pins	5.5	pF
C_{OUTFB}	Input capacitance on dual-purpose clock output and feedback pins	5.5	pF

Hot Socketing

Table 12 lists the hot socketing specifications for Cyclone V devices.

Table 12. Hot Socketing Specifications for Cyclone V Devices—Preliminary

Symbol	Description	Maximum
I_{IOPIN} (DC)	DC current per I/O pin	300 μA
I_{IOPIN} (AC)	AC current per I/O pin	8 mA ⁽¹⁾
$I_{XCVR-TX}$ (DC)	DC current per transceiver transmitter (TX) pin	100 mA
$I_{XCVR-RX}$ (DC)	DC current per transceiver receiver (RX) pin	50 mA

Note to Table 12:

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{IOPIN}| = C \, dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

Internal Weak Pull-Up Resistor

Table 13 lists the weak pull-up resistor values for Cyclone V devices.

All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. For more information about the pins that support internal weak pull-up and internal weak pull-down features, refer to the *Cyclone V Device Family Pin Connection Guidelines*.

Table 13. Internal Weak Pull-Up Resistor Values for Cyclone V Devices—Preliminary

Symbol	Description	Conditions (V) ⁽¹⁾	Typ ⁽²⁾	Unit
R _{PU}	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V _{CCIO} = 3.3 ±5%	25	kΩ
		V _{CCIO} = 3.0 ±5%	25	kΩ
		V _{CCIO} = 2.5 ±5%	25	kΩ
		V _{CCIO} = 1.8 ±5%	25	kΩ
		V _{CCIO} = 1.5 ±5%	25	kΩ
		V _{CCIO} = 1.35 ±5%	25	kΩ
		V _{CCIO} = 1.25 ±5%	25	kΩ
		V _{CCIO} = 1.2 ±5%	25	kΩ

Notes to Table 13:

- (1) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO}.
- (2) These specifications are valid with ±10% tolerances to cover changes over PVT.

I/O Standard Specifications

Table 14 through Table 19 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Cyclone V devices.

For an explanation of terms used in Table 14 through Table 19, refer to “Glossary” on page 1–54.

Table 14. Single-Ended I/O Standards for Cyclone V Devices—Preliminary (Part 1 of 2)

I/O Standard	V _{CCIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽¹⁾ (mA)	I _{OH} ⁽¹⁾ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.3-V LVTTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V LVCMOS	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	2	-2
3.0-V LVTTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1
3.0-V PCI	2.85	3	3.15	—	0.3 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	0.35 × V _{CCIO}	0.5 × V _{CCIO}	V _{CCIO} + 0.3	0.1 × V _{CCIO}	0.9 × V _{CCIO}	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2

Table 14. Single-Ended I/O Standards for Cyclone V Devices—Preliminary (Part 2 of 2)

I/O Standard	V _{CCIO} (V)			V _{IL} (V)		V _{IH} (V)		V _{OL} (V)	V _{OH} (V)	I _{OL} (1) (mA)	I _{OH} (1) (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
1.2 V	1.14	1.2	1.26	-0.3	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.3	0.25 × V _{CCIO}	0.75 × V _{CCIO}	2	-2

Note to Table 14:

- (1) To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the handbook.

Table 15. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Cyclone V Devices—Preliminary

I/O Standard	V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	V _{CCIO} /2	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	V _{CCIO} /2	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 × V _{CCIO}	0.5 × V _{CCIO}	0.53 × V _{CCIO}	—	V _{CCIO} /2	—
HSUL-12	1.14	1.2	1.3	0.49 × V _{CCIO}	0.5 × V _{CCIO}	0.51 × V _{CCIO}	—	—	—

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Cyclone V Devices—Preliminary (Part 1 of 2)

I/O Standard	V _{IL(DC)} (V)		V _{IH(DC)} (V)		V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I _{ol} (1) (mA)	I _{oh} (1) (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} - 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} - 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	V _{TT} - 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	0.28	V _{CCIO} - 0.28	13.4	-13.4
SSTL-15 Class I	—	V _{REF} - 0.1	V _{REF} + 0.1	—	V _{REF} - 0.175	V _{REF} + 0.175	0.2 × V _{CCIO}	0.8 × V _{CCIO}	8	-8

Table 16. Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Cyclone V Devices—Preliminary (Part 2 of 2)

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	V_{OL} (V)	V_{OH} (V)	$I_{ol}^{(1)}$ (mA)	$I_{oh}^{(1)}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.16$	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
SSTL-125	—	$V_{REF} - 0.85$	$V_{REF} + 0.85$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.1 5	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8
HSTL-12 Class II	-0.1 5	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16
HSUL-12	—	$V_{REF} - 0.13$	$V_{REF} + 0.13$	—	$V_{REF} - 0.22$	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	—	—

Note to Table 16:

- (1) To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the **SSTL15CI** specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the handbook.

Table 17. Differential SSTL I/O Standards for Cyclone V Devices—Preliminary

I/O Standard	V_{CCIO} (V)			$V_{SWING(DC)}$ (V)		$V_{X(AC)}$ (V)			$V_{SWING(AC)}$ (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.2$	—	$V_{CCIO}/2 + 0.2$	0.62	$V_{CCIO} + 0.6$
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.175$	—	$V_{CCIO}/2 + 0.175$	0.5	$V_{CCIO} + 0.6$
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(1)	$V_{CCIO}/2 - 0.15$	—	$V_{CCIO}/2 + 0.15$	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-135	1.283	1.35	1.45	0.18	(1)	$V_{CCIO}/2 - 0.15$	$V_{CCIO}/2$	$V_{CCIO}/2 + 0.15$	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-125	1.19	1.25	1.31	0.18	(1)	$V_{CCIO}/2 - 0.15$	$V_{CCIO}/2$	$V_{CCIO}/2 + 0.15$	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$

Note to Table 17:

- (1) The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits ($V_{IH(DC)}$ and $V_{IL(DC)}$).

Table 18. Differential HSTL and HSUL I/O Standards for Cyclone V Devices—Preliminary

I/O Standard	V _{CCIO} (V)			V _{DIF(DC)} (V)		V _{X(AC)} (V)			V _{CM(DC)} (V)			V _{DIF(AC)} (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.78	—	1.12	0.78	—	1.12	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	—	0.5 x V _{CCIO}	—	0.4 x V _{CCIO}	0.5 x V _{CCIO}	0.6 x V _{CCIO}	0.3	V _{CCIO} + 0.48
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 x V _{CCIO} - 0.12	0.5 x V _{CCIO}	0.5 x V _{CCIO} + 0.12	0.4 x V _{CCIO}	0.5 x V _{CCIO}	0.6 x V _{CCIO}	0.44	0.44

Table 19. Differential I/O Standard Specifications for Cyclone V Devices—Preliminary

I/O Standard	V _{CCIO} (V)			V _{ID} (mV) ⁽¹⁾			V _{ICM(DC)} (V)			V _{OD} (V) ⁽²⁾			V _{OCM} (V) ⁽²⁾		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 20.														
2.5 V LVDS ⁽³⁾	2.375	2.5	2.625	100	V _{CM} = 1.25 V	—	0.05	D _{MAX} ≤ 700 Mbps	1.80	0.247	—	0.6	1.125	1.25	1.375
							1.05	D _{MAX} > 700 Mbps	1.55						
RSDS (HIO) ⁽⁴⁾	2.375	2.5	2.625	100	V _{CM} = 1.25 V	—	0.25	—	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽⁵⁾	2.375	2.5	2.625	200	—	600	0.300	—	1.425	0.25	—	0.6	1	1.2	1.4
LVPECL ⁽⁶⁾	2.375	2.5	2.625	300	—	—	0.60	D _{MAX} ≤ 700 Mbps	1.80	—	—	—	—	—	—
							1.00	D _{MAX} > 700 Mbps	1.60						
SLVS	2.375	2.5	2.625	100	V _{CM} = 1.25 V	—	0.05	—	1.8	—	—	—	—	—	—
Sub-LVDS	2.375	2.5	2.625	100	V _{CM} = 1.25 V	—	0.05	—	1.8	—	—	—	—	—	—
HiSpi	2.375	2.5	2.625	100	V _{CM} = 1.25 V	—	0.05	—	1.8	—	—	—	—	—	—

Notes to Table 19:

- (1) The minimum V_{ID} value is applicable over the entire common mode range, V_{CM}.
- (2) R_L range: 90 ≤ R_L ≤ 110 Ω
- (3) For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rate above 700 Mbps and 0.00 V to 1.85 V for data rate below 700 Mbps.
- (4) For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.
- (5) For optimized mini-LVDS receiver performance, the receiver voltage input range must be within 0.300 V to 1.425 V.
- (6) For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

Switching Characteristics

This section provides performance characteristics of Cyclone V core and periphery blocks for commercial grade devices.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 20 lists the Cyclone V GX, GT, SX, and ST transceiver specifications.

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices—Preliminary (Part 1 of 4)

Symbol/ Description	Conditions	Transceiver Speed Grade 5 ⁽¹⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Reference Clock											
Supported I/O Standards	1.2 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL ⁽²⁾, HCSL, and LVDS										
Input frequency from REFCLK input pins ⁽³⁾	—	27	—	550	27	—	550	27	—	550	MHz
Rise time	20% to 80% of rising clock edge	—	—	250	—	—	250	—	—	250	ps
Fall time	80% to 20% of falling clock edge	—	—	250	—	—	250	—	—	250	ps
Duty cycle	—	45	—	55	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	2000	200	—	2000	200	—	2000	mV
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—	0 to -0.5%	—	—
On-chip termination resistors	—	—	100	—	—	100	—	—	100	—	Ω
V _{ICM} (AC coupled)	—	V _{CCE_GXBL} supply ^{(5), (6)}			V _{CCE_GXBL} supply			V _{CCE_GXBL} supply			V
V _{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	—	550	250	—	550	250	—	550	mV
Transmitter REFCLK Phase Noise ⁽⁴⁾	10 Hz	—	—	-50	—	—	-50	—	—	-50	dBc/Hz
	100 Hz	—	—	-80	—	—	-80	—	—	-80	dBc/Hz
	1 KHz	—	—	-110	—	—	-110	—	—	-110	dBc/Hz
	10 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	100 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	≥1 MHz	—	—	-130	—	—	-130	—	—	-130	dBc/Hz

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices—Preliminary (Part 2 of 4)

Symbol/ Description	Conditions	Transceiver Speed Grade 5 ⁽¹⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
R _{REF}	—	—	2000 ±1%	—	—	2000 ±1%	—	—	2000 ±1%	—	Ω
Transceiver Clocks											
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	—	125	—	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	—	75	—	100/ 125 ⁽⁷⁾	75	—	100/ 125 ⁽⁷⁾	75	—	100/ 125 ⁽⁷⁾	MHz
Receiver											
Supported I/O Standards	1.5 V PCML, 2.5 V PCML, LVPECL, and LVDS										
Data rate	—	614	—	5000/ 6144 ⁽⁸⁾	614	—	3125	614	—	2500	Mbps
Absolute V _{MAX} for a receiver pin ⁽⁹⁾	—	—	—	1.2	—	—	1.2	—	—	1.2	V
Absolute V _{MIN} for a receiver pin	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration	—	—	—	2.2	—	—	2.2	—	—	2.2	V
Minimum differential eye opening at the receiver serial input pins ⁽¹⁰⁾	—	85	—	—	85	—	—	85	—	—	mV
Differential on-chip termination resistors	85-Ω setting	—	85	—	—	85	—	—	85	—	Ω
	100-Ω setting	—	100	—	—	100	—	—	100	—	Ω
	120-Ω setting	—	120	—	—	120	—	—	120	—	Ω
	150-Ω setting	—	150	—	—	150	—	—	150	—	Ω
V _{ICM} (AC coupled)	2.5 V PCML, LVPECL, and LVDS	V _{CCE_GXBL} supply ^{(5), (6)}			V _{CCE_GXBL} supply			V _{CCE_GXBL} supply			V
	1.5 V PCML	0.7									V
t _{LTR} ⁽¹¹⁾	—	—	—	10	—	—	10	—	—	10	μs
t _{LTD} ⁽¹²⁾	—	—	—	4	—	—	4	—	—	4	μs
t _{LTD_manual} ⁽¹³⁾	—	—	—	4	—	—	4	—	—	4	μs

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices—Preliminary (Part 3 of 4)

Symbol/ Description	Conditions	Transceiver Speed Grade 5 ⁽¹⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{LTR_LTD_manual} ⁽¹⁴⁾	—	15	—	—	15	—	—	15	—	—	μs
Programmable PPM detector ⁽¹⁵⁾	—	±62.5, 100, 125, 200, 250, 300, 500, and 1000									ppm
Run Length	—	—	—	200	—	—	200	—	—	200	UI
Programmable equalization (AC) and DC gain	—	Refer to Figure 1 and Figure 2									dB
Transmitter											
Supported I/O Standards	1.5 V PCML										
Data rate	—	614	—	5000/ 6144 ⁽⁸⁾	614	—	3125	614	—	2500	Mbps
V _{OCM} (AC coupled)	—	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	85-Ω setting	—	85	—	—	85	—	—	85	—	Ω
	100-Ω setting	—	100	—	—	100	—	—	100	—	Ω
	120-Ω setting	—	120	—	—	120	—	—	120	—	Ω
	150-Ω setting	—	150	—	—	150	—	—	150	—	Ω
Rise time ⁽¹⁶⁾	—	30	—	160	30	—	160	30	—	160	ps
Fall time ⁽¹⁶⁾	—	30	—	160	30	—	160	30	—	160	ps
CMU PLL											
Supported data range	—	614	—	5000/ 6144 ⁽⁸⁾	614	—	3125	614	—	2500	Mbps
fPLL supported data range	—	614	—	3125	614	—	3125	614	—	3125	Mbps
Transceiver-FPGA Fabric Interface											
Interface speed (single-width mode)	—	25	—	187.5	25	—	163.84	25	—	156.25	MHz

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices—Preliminary (Part 4 of 4)

Symbol/ Description	Conditions	Transceiver Speed Grade 5 ⁽¹⁾			Transceiver Speed Grade 6			Transceiver Speed Grade 7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Interface speed (double-width mode)	—	25	—	163.84	25	—	163.84	25	—	156.25	MHz

Notes to Table 20:

- (1) Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.
- (2) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (3) The reference clock frequency must be ≥ 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For more information about CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (4) The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10^{-12} .
- (5) Altera recommends increasing the V_{CC0_GXBL} and V_{CC1_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (6) Altera recommends increasing the V_{CC0_GXBL} and V_{CC1_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (7) The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the PCIe hard IP block is not enabled.
- (8) Cyclone V GT devices support up to three full duplex channels that is compliant to 6144-Mbps CPRI protocol in every two transceiver banks. For CPRI 6144-Mbps transmit jitter compliance, Altera recommends that you use only up to three full-duplex transceiver channels for two transceiver banks in CPRI Mode. The transceivers are a grouped in transceiver banks of three channels. For more information about the transceiver bank, refer to the *Transceiver Architecture in Cyclone V Devices* chapter.
- (9) The device cannot tolerate prolonged operation at this absolute maximum.
- (10) The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (11) t_{LTR} is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.
- (12) t_{LTD} is time required for the receiver CDR to start recovering valid data after the `rx_is_locked_todata` signal goes high.
- (13) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the `rx_is_locked_todata` signal goes high when the CDR is functioning in the manual mode.
- (14) $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_locked_toref` signal goes high when the CDR is functioning in the manual mode.
- (15) The rate matcher supports only up to ± 300 parts per million (ppm).
- (16) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

Figure 1 shows the continuous time-linear equalizer (CTLE) response for Cyclone V devices with data rates > 3.25 Gbps.

Figure 1. CTLE Response for Cyclone V Devices with Data Rates > 3.25 Gbps




Figure 2 shows the CTLE response for Cyclone V devices with data rates ≤ 3.25 Gbps.

Figure 2. CTLE Response for Cyclone V Devices with Data Rates ≤ 3.25 Gbps




Table 21 lists the TX V_{OD} settings for Cyclone V transceiver channels.

Table 21. Typical TX V_{OD} Setting for Cyclone V Transceiver Channels = 100 Ω —Preliminary

Symbol	V_{OD} Setting ⁽¹⁾	V_{OD} Value (mV)	V_{OD} Setting ⁽¹⁾	V_{OD} Value (mV)
V_{OD} differential peak to peak typical	0	0	32	640
	1	20	33	660
	2	40	34	680
	3	60	35	700
	4	80	36	720
	5	100	37	740
	6	120	38	760
	7	140	39	780
	8	160	40	800
	9	180	41	820
	10	200	42	840
	11	220	43	860
	12	240	44	880
	13	260	45	900
	14	280	46	920
	15	300	47	940
	16	320	48	960
	17	340	49	980
	18	360	50	1000
	19	380	51	1020
	20	400	52	1040
	21	420	53	1060
	22	440	54	1080
	23	460	55	1100
	24	480	56	1120
	25	500	57	1140
	26	520	58	1160
	27	540	59	1180
	28	560	60	1200
	29	580	61	1220
	30	600	62	1240
	31	620	63	1260

Note to Table 21:

- (1) Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

Table 22 lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.



To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Cyclone V HSSI HSPICE models.

Table 22. Transmitter Pre-Emphasis Levels for Cyclone V Devices ^{(1), (2), (3), (4)}—Preliminary (Part 1 of 2)

Quartus II 1st Post Tap Pre-Emphasis Setting	Quartus II V _{OD} Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
0	0	0	0	0	0	0	0	dB
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB
5	—	4.19	2.55	2.1	1.76	1.49	1.26	dB
6	—	5.08	3.11	2.56	2.17	1.83	1.56	dB
7	—	5.99	3.71	3.06	2.58	2.18	1.87	dB
8	—	6.92	4.22	3.47	2.93	2.48	2.11	dB
9	—	7.92	4.86	4	3.38	2.87	2.46	dB
10	—	9.04	5.46	4.51	3.79	3.23	2.77	dB
11	—	10.2	6.09	5.01	4.23	3.61	—	dB
12	—	11.56	6.74	5.51	4.68	3.97	—	dB
13	—	12.9	7.44	6.1	5.12	4.36	—	dB
14	—	14.44	8.12	6.64	5.57	4.76	—	dB
15	—	—	8.87	7.21	6.06	5.14	—	dB
16	—	—	9.56	7.73	6.49	—	—	dB
17	—	—	10.43	8.39	7.02	—	—	dB
18	—	—	11.23	9.03	7.52	—	—	dB
19	—	—	12.18	9.7	8.02	—	—	dB
20	—	—	13.17	10.34	8.59	—	—	dB
21	—	—	14.2	11.1	—	—	—	dB
22	—	—	15.38	11.87	—	—	—	dB
23	—	—	—	12.67	—	—	—	dB
24	—	—	—	13.48	—	—	—	dB

Table 22. Transmitter Pre-Emphasis Levels for Cyclone V Devices ^{(1), (2), (3), (4)}—Preliminary (Part 2 of 2)

Quartus II 1st Post Tap Pre-Emphasis Setting	Quartus II V _{OD} Setting							Unit
	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	
25	—	—	—	14.37	—	—	—	dB
26	—	—	—	—	—	—	—	dB
27	—	—	—	—	—	—	—	dB
28	—	—	—	—	—	—	—	dB
29	—	—	—	—	—	—	—	dB
30	—	—	—	—	—	—	—	dB
31	—	—	—	—	—	—	—	dB

Notes to Table 22:

- (1) The 1st post tap pre-emphasis settings must satisfy $|B| + |C| \leq 60$
 $|B| = V_{OD}$ setting with termination value, $R_{TERM} = 100 \Omega$
 $|C| = 1st$ post tap pre-emphasis setting
- (2) $|B| - |C| > 5$ for data rates < 5 Gbps and $|B| - |C| > 8.25$ for data rates > 5 Gbps.
- (3) $(V_{MAX}/V_{MIN} - 1)\% < 600\%$, where $V_{MAX} = |B| + |C|$ and $V_{MIN} = |B| - |C|$.
- (4) For example, when $V_{OD} = 800$ mV, the corresponding V_{OD} value setting is 40.
 To check the validity of the 1st post tap pre-emphasis setting = 2
 $|B| + |C| \leq 60 \rightarrow 40 + 2 = 42$
 $|B| - |C| > 5 \rightarrow 40 - 2 = 38$
 $(V_{MAX}/V_{MIN} - 1)\% < 600\% \rightarrow (42/38 - 1)\% = 10.52\%$
 Therefore, the 1st post tap pre-emphasis setting = 2 is a valid condition.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), and memory block specifications.

Clock Tree Specifications

Table 23 lists the clock tree specifications for Cyclone V devices.

Table 23. Clock Tree Performance for Cyclone V Devices—Preliminary

Parameter	Performance			Unit
	-C6	-C7, -I7	-C8, -A7	
Global clock and Regional clock	550	550	460	MHz
Peripheral clock	155	155	155	MHz

PLL Specifications

Table 24 lists the Cyclone V PLL specifications when operating in the commercial (0° to 85°C), industrial (-40° to 100°C), and automotive (-40° to 125°C) junction temperature ranges.

Table 24. PLL Specifications for Cyclone V Devices ⁽¹⁾—Preliminary (Part 1 of 3)

Symbol	Parameter	Min	Typ	Max	Unit	
f_{IN}	Input clock frequency	-C6 speed grade	5	—	670 ⁽²⁾	MHz
		-C7, -I7 speed grades	5	—	622 ⁽²⁾	MHz
		-C8, -A7 speed grades	5	—	500 ⁽²⁾	MHz
f_{INPFD}	Integer input clock frequency to the PFD	5	—	325	MHz	
f_{FINPFD}	Fractional input clock frequency to the PFD	50	—	TBD ⁽¹⁾	MHz	
f_{VCO} ⁽³⁾	PLL VCO operating range	-C6 speed grade	600	—	1600	MHz
		-C7, -I7 speed grades	600	—	1400	MHz
		-C8, -A7 speed grades	600	—	1300	MHz
t_{INDUTY}	Input clock or external feedback clock input duty cycle	40	—	60	%	
f_{OUT}	Output frequency for internal global or regional clock	-C6 speed grade	—	—	550 ⁽⁴⁾	MHz
		-C7, -I7 speed grades	—	—	550 ⁽⁴⁾	MHz
		-C8, -A7 speed grades	—	—	460 ⁽⁴⁾	MHz
f_{OUT_EXT}	Output frequency for external clock output	-C6 speed grade	—	—	667 ⁽⁴⁾	MHz
		-C7, -I7 speed grades	—	—	667 ⁽⁴⁾	MHz
		-C8, -A7 speed grades	—	—	533 ⁽⁴⁾	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%	
t_{FCOMP}	External feedback clock compensation time	—	—	10	ns	
$t_{DYCONFIGCLK}$	Dynamic configuration clock	—	—	100	MHz	
t_{LOCK}	Time required to lock from end-of-device configuration or deassertion of <code>areset</code>	—	—	1	ms	
t_{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms	

Table 24. PLL Specifications for Cyclone V Devices ⁽¹⁾—Preliminary (Part 2 of 3)

Symbol	Parameter	Min	Typ	Max	Unit
f_{CLBW}	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth ⁽⁹⁾	—	4	—	MHz
t_{PLL_PSERR}	Accuracy of PLL phase shift	—	—	±50	ps
t_{ARESET}	Minimum pulse width on the <code>areset</code> signal	10	—	—	ns
t_{INCCJ} ^{(5), (6)}	Input clock cycle-to-cycle jitter ($F_{REF} \geq 100$ MHz)	—	—	0.15	UI (p-p)
	Input clock cycle-to-cycle jitter ($F_{REF} < 100$ MHz)	—	—	±750	ps (p-p)
t_{OUTPJ_DC} ⁽⁷⁾	Period jitter for dedicated clock output ($F_{OUT} \geq 100$ MHz)	—	—	TBD ⁽¹⁾	ps (p-p)
	Period jitter for dedicated clock output ($F_{OUT} < 100$ MHz)	—	—	TBD ⁽¹⁾	mUI (p-p)
t_{OUTCCJ_DC} ⁽⁷⁾	Cycle-to-cycle jitter for dedicated clock output ($F_{OUT} \geq 100$ MHz)	—	—	TBD ⁽¹⁾	ps (p-p)
	Cycle-to-cycle jitter for dedicated clock output ($F_{OUT} < 100$ MHz)	—	—	TBD ⁽¹⁾	mUI (p-p)
t_{OUTPJ_IO} ^{(7), (10)}	Period jitter for clock output on regular I/O ($F_{OUT} \geq 100$ MHz)	—	—	TBD ⁽¹⁾	ps (p-p)
	Period jitter for clock output on regular I/O ($F_{OUT} < 100$ MHz)	—	—	TBD ⁽¹⁾	mUI (p-p)
t_{OUTCCJ_IO} ^{(7), (10)}	Cycle-to-cycle jitter for clock output on regular I/O ($F_{OUT} \geq 100$ MHz)	—	—	TBD ⁽¹⁾	ps (p-p)
	Cycle-to-cycle jitter for clock output on regular I/O ($F_{OUT} < 100$ MHz)	—	—	TBD ⁽¹⁾	mUI (p-p)
$t_{OUTPJ_DC_F}$	Period jitter for dedicated clock output in fractional mode	—	—	TBD ⁽¹⁾	—
$t_{OUTCCJ_DC_F}$	Cycle-to-cycle jitter for dedicated clock output in fractional mode	—	—	TBD ⁽¹⁾	—
$t_{OUTPJ_IO_F}$	Period jitter for clock output on regular I/O in fractional mode	—	—	TBD ⁽¹⁾	—
$t_{OUTCCJ_IO_F}$	Cycle-to-cycle jitter for clock output on regular I/O in fractional mode	—	—	TBD ⁽¹⁾	—
$t_{CASC_OUTPJ_DC}$ ^{(7), (8)}	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \geq 100$ MHz)	—	—	TBD ⁽¹⁾	ps (p-p)
	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} < 100$ MHz)	—	—	TBD ⁽¹⁾	mUI (p-p)

Table 24. PLL Specifications for Cyclone V Devices ⁽¹⁾—Preliminary (Part 3 of 3)

Symbol	Parameter	Min	Typ	Max	Unit
t_{DRIFT}	Frequency drift after PFDENA is disabled for a duration of 100 μs	—	—	± 10	%
dK_{BIT}	Bit number of Delta Sigma Modulator (DSM)	—	24	—	Bits
k_{VALUE}	Numerator of fraction	TBD ⁽⁷⁾	8388608	TBD ⁽⁷⁾	—
f_{RES}	Resolution of VCO frequency ($f_{\text{INPFD}} = 100 \text{ MHz}$)	—	5.96	—	Hz

Notes to Table 24:

- (1) Pending silicon characterization.
- (2) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (3) The VCO frequency reported by the Quartus II software takes into consideration the VCO post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (4) This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.
- (5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.
- (6) F_{REF} is f_{IN}/N , specification applies when $N = 1$.
- (7) Peak-to-peak jitter with a probability level of 10^{-12} (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 30 on page 1–30.
- (8) The cascaded PLL specification is only applicable with the following condition:
 - a. Upstream PLL: $0.59 \text{ MHz} \leq \text{Upstream PLL BW} < 1 \text{ MHz}$
 - b. Downstream PLL: $\text{Downstream PLL BW} > 2 \text{ MHz}$
- (9) High bandwidth PLL settings are not supported in external feedback mode.
- (10) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 30 on page 1–30.

DSP Block Specifications

Table 25 lists the Cyclone V DSP block performance specifications.

Table 25. DSP Block Performance Specifications for Cyclone V Devices—Preliminary

Mode	Performance			Unit
	-C6	-C7, -I7	-C8, -A7	
Modes using One DSP Block				
Independent 9 x 9 Multiplication	340	300	260	MHz
Independent 18 x 19 Multiplication	287	250	200	MHz
Independent 18 x 18 Multiplication	287	250	200	MHz
Independent 27 x 27 Multiplication	250	200	160	MHz
Independent 18 x 25 Multiplication	310	250	200	MHz
Independent 20 x 24 Multiplication	310	250	200	MHz
Two 18 x 19 Multiplier Adder Mode	310	250	200	MHz
18 x 18 Multiplier Added Summed with 36-bit Input	310	250	200	MHz
Modes using Two DSP Blocks				
Complex 18 x 19 multiplication	310	250	200	MHz

Memory Block Specifications

Table 26 lists the Cyclone V memory block specifications.

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Quartus II software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Table 26. Memory Block Performance Specifications for Cyclone V Devices—Preliminary

Memory	Mode	Resources Used		Performance			Unit
		ALUTs	Memory	-C6	-C7, -I7	-C8, -A7	
MLAB	Single port, all supported widths	0	1	420	350	300	MHz
	Simple dual-port, all supported widths	0	1	420	350	300	MHz
	Simple dual-port with read and write at the same address	0	1	340	290	240	MHz
	ROM, all supported width	0	1	420	350	300	MHz
M10K Block	Single-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port with the read-during-write option set to Old Data , all supported widths	0	1	275	240	180	MHz
	True dual port, all supported widths	0	1	315	275	240	MHz
	ROM, all supported widths	0	1	315	275	240	MHz
	Min Pulse Width (clock high time)	—	—	1,450	1,550	1,650	ps
	Min Pulse Width (clock low time)	—	—	1,000	1,200	1,350	ps

Periphery Performance

This section describes periphery performance and the high-speed I/O and external memory interface.



Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specifications

Table 27 lists high-speed I/O timing for Cyclone V devices.

Table 27. High-Speed I/O Specifications for Cyclone V Devices ^{(1), (2), (3)}—Preliminary (Part 1 of 2)

Symbol	Conditions	-C6			-C7, -17			-C8, -A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\text{HCLK_in}}$ (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 ⁽⁴⁾	5	—	437.5	5	—	420	5	—	320	MHz
$f_{\text{HCLK_in}}$ (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 ⁽⁴⁾	5	—	320	5	—	320	5	—	275	MHz
$f_{\text{HCLK_OUT}}$ (output clock frequency)	—	5	—	420	5	—	370	5	—	320	MHz
Transmitter											
True Differential I/O Standards - f_{HSDR} (data rate)	SERDES factor J = 4 to 10 ⁽⁵⁾	⁽⁶⁾	—	840	⁽⁶⁾	—	740	⁽⁶⁾	—	640	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	⁽⁶⁾	—	⁽⁹⁾	⁽⁶⁾	—	⁽⁹⁾	⁽⁶⁾	—	⁽⁹⁾	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f_{HSDR} (data rate) ⁽⁷⁾	SERDES factor J = 4 to 10	⁽⁶⁾	—	640	⁽⁶⁾	—	640	⁽⁶⁾	—	550	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - f_{HSDR} (data rate) ⁽⁷⁾	SERDES factor J = 4 to 10	⁽⁶⁾	—	170	⁽⁶⁾	—	170	⁽⁶⁾	—	170	Mbps
$t_{\text{x Jitter}}$ - True Differential I/O Standards	Total Jitter for Data Rate, 600 Mbps - 840 Mbps	—	—	350 ⁽⁸⁾	—	—	380 ⁽⁸⁾	—	—	500 ⁽⁸⁾	ps
	Total Jitter for Data Rate, < 600 Mbps	—	—	0.1	—	—	TBD	—	—	TBD	UI
$t_{\text{x Jitter}}$ - Emulated Differential I/O Standards with Three External Output Resistor Networks	Total Jitter for Data Rate < 640 Mbps	—	—	500	—	—	500	—	—	500	ps
$t_{\text{x Jitter}}$ - Emulated Differential I/O Standards with One External Output Resistor Network	Total Jitter for Data Rate < 640 Mbps	—	—	0.15	—	—	0.15	—	—	0.15	UI

Table 27. High-Speed I/O Specifications for Cyclone V Devices ^{(1), (2), (3)}—Preliminary (Part 2 of 2)

Symbol	Conditions	-C6			-C7, -17			-C8, -A7			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t_{DUTY}	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
t_{RISE} & t_{FALL}	True Differential I/O Standards	—	—	200	—	—	200	—	—	200	ps
	Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	250	—	—	250	—	—	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	—	—	300	—	—	300	—	—	300	ps
TCCS	True Differential I/O Standards	—	—	200	—	—	250	—	—	250	ps
	Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	300	—	—	300	—	—	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	—	—	300	—	—	300	—	—	300	ps
Receiver											
f_{HSDR} (data rate)	SERDES factor J = 4 to 10 ⁽⁵⁾	⁽⁶⁾	—	875 ⁽⁷⁾	⁽⁶⁾	—	840 ⁽⁷⁾	⁽⁶⁾	—	640 ⁽⁷⁾	Mbps
	SERDES factor J = 1 to 2, Uses DDR Registers	⁽⁶⁾	—	⁽⁹⁾	⁽⁶⁾	—	⁽⁹⁾	⁽⁶⁾	—	⁽⁹⁾	Mbps
Sampling Window	—	—	—	350	—	—	350	—	—	350	ps

Notes to Table 27:

- (1) When J = 1 or 2, bypass the serializer/deserializer (SERDES) block.
- (2) For LVDS applications, you must use the PLLs in integer PLL mode.
- (3) This is achieved by using the LVDS clock network.
- (4) Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.
- (5) The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.
- (6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.
- (8) The specifications are retrieved without partial reconfiguration support.
- (9) The maximum ideal data rate is the SERDES factor (J) x PLL max output frequency (f_{out}), provided you can close the design timing and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

DLL Range, DQS Logic Block and Memory Output Clock Jitter Specifications

Table 28 lists the DLL operating frequency range specifications for Cyclone V devices.

Table 28. DLL Operating Frequency Range Specifications for Cyclone V Devices

Parameter	-C6	-C7, -I7	-C8	Unit
DLL operating frequency range	167 – 400	167 – 400	167 – 333	MHz

Table 29 lists the DQS phase shift error for Cyclone V devices. This error specification is the absolute maximum and minimum error.

Table 29. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Cyclone V Devices ⁽¹⁾—Preliminary

Number of DQS Delay Buffer	-C6	-C7, -I7	-C8	Unit
2	40	80	80	ps

Note to Table 29:

(1) The numbers are preliminary pending silicon characterization.

Table 30 lists the memory output clock jitter specifications for Cyclone V devices.

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10^{-12} , equivalent to 14 sigma.

Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Table 30. Memory Output Clock Jitter Specification for Cyclone V Devices—Preliminary

Parameter	Clock Network	Symbol	-C6		-C7, -I7		-C8		Unit
			Min	Max	Min	Max	Min	Max	
Clock period jitter	PHYCLK	$t_{JIT(per)}$	-90	90	-90	90	-90	90	ps
Cycle-to-cycle period jitter	PHYCLK	$t_{JIT(cc)}$	180		180		180		ps

OCT Calibration Block Specifications


Table 31 lists the OCT calibration block specifications for Cyclone V devices.

Table 31. OCT Calibration Block Specifications for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
T_{OCTCAL}	Number of OCTUSRCLK clock cycles required for R_S OCT / R_T OCT calibration	—	1000	—	Cycles
T_{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out	—	32	—	Cycles
$T_{\text{RS_RT}}$	Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT	—	2.5	—	ns

Figure 3 shows the timing diagram for the `oe` and `dyn_term_ctrl` signals.

Figure 3. Timing Diagram for the `oe` and `dyn_term_ctrl` Signals



Duty Cycle Distortion (DCD) Specifications

Table 32 lists the worst-case DCD for Cyclone V devices. The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Table 32. Worst-Case DCD on I/O Pins for Cyclone V Devices—Preliminary

Symbol	-C6		-C7, -I7		-C8, -A7		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

HPS Specifications

This section provides HPS specifications and timing for Cyclone V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six clock cycles of HPS_CLK1.

The data in Table 33 through Table 45 is preliminary and pending silicon characterization.

HPS Clock Performance

Table 33 lists the HPS clock performance for Cyclone V devices.

Table 33. HPS Clock Performance for Cyclone V Devices—Preliminary

Symbol/Description	-C6	-C7, -I7	-C8, -A7	Unit
mpu_base_clk	800	800	600	MHz
main_base_clk	400	400	300	MHz

QSPI Timing Characteristics


Table 34 lists the queued serial peripheral interface (QSPI) timing characteristics for Cyclone V devices.

Table 34. QSPI Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
F_{clk}	CLK clock frequency	—	—	108	MHz
$T_{duty\ cycle}$	QSPI_CLK duty cycle	TBD	—	TBD	%
$T_{dssfrst}$	Output delay QSPI_SS valid before first clock edge	8	—	TBD	ns
T_{dsslst}	Output delay QSPI_SS valid after last clock edge	8	—	TBD	ns
T_{dio}	IO Data output delay	-1	—	1	ns
T_{dinmax}	Maximum data input delay from falling edge of QSPI_CLK to data arrival at SoC	—	—	20	ns

Figure 4 shows the timing diagram for QSPI timing characteristics.

Figure 4. QSPI Timing Diagram



SPI Timing Characteristics

Table 35 lists the serial peripheral interface (SPI) master timing characteristics for Cyclone V devices. The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Table 35. SPI Master Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	CLK clock period	TBD	20	TBD	ns
$T_{duty\ cycle}$	SPI_CLK duty cycle	TBD	—	TBD	%
$T_{dssfrst}$	Output delay SPI_SS valid before first clock edge	8	—	TBD	ns
T_{dsslst}	Output delay SPI_SS valid after last clock edge	8	—	TBD	ns
T_{dio}	Master-out slave-in (MOSI) output delay	-1	—	1	ns
T_{dinmax}	Maximum data input delay from falling edge of SPI_CLK to data arrival at SoC	—	—	500	ns

Figure 5 shows the timing diagram for SPI master timing characteristics.

Figure 5. SPI Master Timing Diagram




Table 36 lists the SPI slave timing characteristics for Cyclone V devices. The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.


Table 36. SPI Slave Timing Requirements for Cyclone V Devices—Preliminary (Part 1 of 2)

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	CLK clock period	TBD	20	TBD	ns
T_s	MOSI Setup time	5	—	TBD	ns
T_h	MOSI Hold time	5	—	TBD	ns
T_{suss}	Setup time SPI_SS valid before first clock edge	8	—	TBD	ns

Table 36. SPI Slave Timing Requirements for Cyclone V Devices—Preliminary (Part 2 of 2)

Symbol	Description	Min	Typ	Max	Unit
T_{hss}	Hold time SPI_SS valid after last clock edge	8	—	TBD	ns
T_d	Master-in slave-out (MISO) output delay	TBD	—	6	ns

Figure 6 shows the timing diagram for SPI slave timing characteristics.

Figure 6. SPI Slave Timing Diagram

SD/MMC Timing Characteristics


Table 37 lists the secure digital (SD)/MultiMediaCard (MMC) timing characteristics for Cyclone V devices.

Table 37. SD/MMC Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Max	Unit
T_{clk}	SDMMC_CLK_OUT clock period	20	TBD	ns
$T_{duty\ cycle}$	SDMMC_CLK_OUT duty cycle	TBD	TBD	%
T_d	SDMMC_CMD/SDMMC_D output delay	TBD	6	ns
$T_{din\ max}$	Maximum input delay from rising edge of SDMMC_CLK to data arrival at SoC	—	25	ns

Figure 7 shows the timing diagram for SD/MMC timing characteristics.

Figure 7. SD/MMC Timing Diagram



USB Timing Characteristics


Table 38 lists the USB timing characteristics for Cyclone V devices.

Table 38. USB Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	USB CLK clock period	TBD	16.67	TBD	ns
T_d	CLK to USB_STP/USB_DATA[7:0] output delay	TBD	—	8	ns
T_{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	—	TBD	ns
T_h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	1.5	—	TBD	ns

Figure 8 shows the timing diagram for USB timing characteristics.

Figure 8. USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 39 lists the reduced gigabit media independent interface (RGMII) TX timing characteristics for Cyclone V devices.

Table 39. RGMII TX Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
T_{clk} (1000Base-T)	TX_CLK clock period	TBD	8	TBD	ns
T_{clk} (100Base-T)	TX_CLK clock period	TBD	40	TBD	ns
T_{clk} (10Base-T)	TX_CLK clock period	TBD	400	TBD	ns
T_{duty}	TX_CLK duty cycle	TBD	—	TBD	%
T_d	TX_CLK to TXD/TX_CTL output data delay	-0.5	—	0.5	ns

Figure 9 shows the timing diagram for RGMII TX timing characteristics.

Figure 9. RGMII TX Timing Diagram




Table 40 lists the RGMII RX timing characteristics for Cyclone V devices.

Table 40. RGMII RX Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
T_{clk} (1000Base-T)	RX_CLK clock period	TBD	8	TBD	ns
T_{clk} (100Base-T)	RX_CLK clock period	TBD	40	TBD	ns
T_{clk} (10Base-T)	RX_CLK clock period	TBD	400	TBD	ns
T_{su}	RX_D/RX_CTL setup time	1	—	TBD	ns
T_h	RX_D/RX_CTL hold time	1	—	TBD	ns

Figure 10 shows the timing diagram for RGMII RX timing characteristics.

Figure 10. RGMII RX Timing Diagram





Table 41 lists the management data input/output (MDIO) timing characteristics for Cyclone V devices.

Table 41. MDIO Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Min	Typ	Max	Unit
T_{clk}	MDC clock period	TBD	400	TBD	ns
T_d	MDC to MDIO output data delay	10	—	TBD	ns
T_s	Setup time for MDIO data	10	—	TBD	ns
T_h	Hold time for MDIO data	10	—	TBD	ns

Figure 11 shows the timing diagram for MDIO timing characteristics.

Figure 11. MDIO Timing Diagram



I²C Timing Characteristics


Table 42 lists the I²C timing characteristics for Cyclone V devices.

Table 42. I²C Timing Requirements for Cyclone V Devices—Preliminary

Symbol	Description	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
T_{clk}	Serial clock (SCL) clock period	TBD	10	TBD	2.5	μ s
$T_{clkhigh}$	SCL high time	4	TBD	0.6	TBD	μ s
T_{clklow}	SCL low time	4.7	TBD	1.3	TBD	μ s
T_s	Setup time for serial data line (SDA) data to SCL	250	TBD	100	TBD	ns
T_h	Hold time for SCL to SDA data	TBD	3.45	TBD	0.9	μ s
T_d	SCL to SDA output data delay	8	TBD	8	TBD	ns

Figure 12 shows the timing diagram for I²C timing characteristics.

Figure 12. I²C Timing Diagram



NAND Timing Characteristics

Table 43 lists the NAND timing characteristics for Cyclone V devices.

Table 43. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices—Preliminary (Part 1 of 2)

Symbol	Description	Min	Max	Unit
T_{wp}	Write enable pulse width	10	TBD	ns
T_{wh}	Write enable hold time	7	TBD	ns
T_{rp}	Read Enable pulse width	10	TBD	ns
T_{reh}	Read enable holdtime	7	TBD	ns
T_{clesu}	Command latch enable to write enable setup time	10	TBD	ns
T_{cleh}	Command latch enable to write enable hold time	5	TBD	ns

Table 43. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices—Preliminary (Part 2 of 2)

Symbol	Description	Min	Max	Unit
T_{cesu}	Chip enable to write enable setup time	15	TBD	ns
T_{ceh}	Chip enable to write enable hold time	5	TBD	ns
T_{alesu}	Address latch enable to write enable setup time	10	TBD	ns
T_{aleh}	Address latch enable to write enable hold time	5	TBD	ns
T_{dsu}	Data to write enable setup time	10	TBD	ns
T_{dh}	Data to write enable hold time	5	TBD	ns
T_{drb}	Write enable high to ready/busy low	TBD	100	ns
T_{cea}	Chip enable to data access time	TBD	25	ns
T_{rea}	Read enable to data access time	TBD	16	ns
T_{rhz}	Read enable to data high impedance	TBD	100	ns
T_{rb}	Ready to read enable low	20	TBD	ns

Figure 13 shows the timing diagram for NAND command latch timing characteristics.


Figure 13. NAND Command Latch Timing Diagram

Figure 14 shows the timing diagram for NAND address latch timing characteristics.

Figure 14. NAND Address Latch Timing Diagram




Figure 15 shows the timing diagram for NAND data write timing characteristics.

Figure 15. NAND Data Write Timing Diagram





Figure 16 shows the timing diagram for NAND data read timing characteristics.

Figure 16. NAND Data Read Timing Diagram



ARM Trace Timing Characteristics

Table 44 lists the ARM trace timing characteristics for Cyclone V devices.

Table 44. ARM Trace Timing Requirements for Cyclone V Devices—Preliminary

Description	Min	Typ	Max	Unit
CLK clock period	TBD	8	TBD	ns
CLK maximum duty cycle	TBD	—	TBD	%
CLK to D0 –D7 output data delay	-1	—	1	ns

UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

GPIO Interface

Table 45 lists the general-purpose I/O (GPIO) pulse width for Cyclone V devices.

Table 45. GPIO Pulse Width for Cyclone V Devices—Preliminary

Description	Min	Max	Unit
Minimum detectable pulse width	40	TBD	ns

CAN Interface

The maximum controller area network (CAN) data rate is 1 Mbps.

Configuration Specification

This section provides configuration specifications and timing for Cyclone V devices.

POR Specifications

Table 46 lists the specifications for fast and standard POR delay for Cyclone V devices.

Table 46. Fast and Standard POR Delay Specification for Cyclone V Devices ⁽¹⁾

POR Delay	Minimum	Maximum	Unit
Fast ⁽²⁾	4	12	ms
Standard	100	300	ms

Notes to Table 46:

- (1) Select the POR delay based on the MSEL setting as described in the “Configuration Schemes for Cyclone V Devices” table in the *Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices* chapter.
- (2) The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

JTAG Configuration Timing

Table 47 lists the JTAG timing parameters and values for Cyclone V devices.

Table 47. JTAG Timing Parameters and Values for Cyclone V Devices—Preliminary

Symbol	Description	Min	Max	Unit
t_{JCP}	TCK clock period	30	—	ns
t_{JCP}	TCK clock period	167 ⁽¹⁾	—	ns
t_{JCH}	TCK clock high time	14	—	ns
t_{JCL}	TCK clock low time	14	—	ns
$t_{JPSU (TDI)}$	TDI JTAG port setup time	1	—	ns
$t_{JPSU (TMS)}$	TMS JTAG port setup time	3	—	ns
t_{JPH}	JTAG port hold time	5	—	ns
t_{JPCO}	JTAG port clock to output	—	11 ⁽²⁾	ns
t_{JPZX}	JTAG port high impedance to valid output	—	14 ⁽²⁾	ns
t_{JPXZ}	JTAG port valid output to high impedance	—	14 ⁽²⁾	ns

Notes to Table 47:

- (1) The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.
- (2) A 1 ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, $t_{JPCO} = 12$ ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

FPP Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Cyclone V devices.

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is r times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP x16 where the r is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Cyclone V devices use additional clock cycles to decrypt and decompress the configuration data.

Table 48 lists the DCLK-to-DATA[] ratio for each combination.

Table 48. DCLK-to-DATA[] Ratio for Cyclone V Devices—Preliminary

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
	On	On	2
FPP (16-bit wide)	Off	Off	1
	On	Off	2
	Off	On	4
	On	On	4



If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio - 1) clock cycles after the last data is latched into the Cyclone V device.


FPP Configuration Timing when DCLK to DATA[] = 1

Figure 17 shows the timing waveform for an FPP configuration when using a MAX[®] II device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.



When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP x8 and FPP x16. For the respective DCLK-to-DATA[] ratio, refer to Table 48 on page 1–42.

Figure 17. DCLK-to-DATA[] FPP Configuration Timing Waveform for Cyclone V Devices When the Ratio is 1 ⁽¹⁾



Notes to Figure 17:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) For FPP x16, use DATA[15..0]. For FPP x8, use DATA[7..0]. DATA[15..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (6) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF_DONE is released high when the Cyclone V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT_DONE pin is configured into the device, INIT_DONE goes low.

Table 49 lists the timing parameters for Cyclone V devices for an FPP configuration when the DCLK-to-DATA [] ratio is 1.

Table 49. DCLK-to-DATA[] FPP Timing Parameters for Cyclone V Devices When the Ratio is 1—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t_{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t_{CFG}	nCONFIG low pulse width	2	—	μ s
t_{STATUS}	nSTATUS low pulse width	268	1506 ⁽¹⁾	μ s
t_{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 ⁽²⁾	μ s
t_{CF2CK}	nCONFIG high to first rising edge on DCLK	1506	—	μ s
t_{ST2CK}	nSTATUS high to first rising edge of DCLK	2	—	μ s
t_{DSU}	DATA [] setup time before rising edge on DCLK	5.5	—	ns
t_{DH}	DATA [] hold time after rising edge on DCLK	0	—	ns
t_{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
t_{CLK}	DCLK period	$1/f_{MAX}$	—	s
f_{MAX}	DCLK frequency (FPP x8 and x16)	—	125	MHz
t_{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles


Notes to Table 49:

- (1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.
- (3) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

FPP Configuration Timing when DCLK to DATA[] > 1

Figure 18 shows the timing waveform for an FPP configuration when using a MAX II device or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.

Figure 18. FPP Configuration Timing Waveform for Cyclone V Devices When the DCLK-to-DATA[] Ratio is > 1 (1)



Notes to Figure 18:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds nSTATUS low for the time as specified by the POR delay.
- (3) After power up, before and during configuration, CONF_DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 48 on page 1–42.
- (6) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [15 . . 0] pins prior to sending the first DCLK rising edge.
- (7) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF_DONE is released high after the Cyclone V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT_DONE pin is configured into the device, INIT_DONE goes low.

Table 50 lists the timing parameters for Cyclone V devices when the DCLK-to-DATA [] ratio is more than 1.

Table 50. DCLK-to-DATA[] FPP Timing Parameters for Cyclone V Devices when the Ratio is > 1 ⁽¹⁾—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t_{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t_{CFG}	nCONFIG low pulse width	2	—	μ s
t_{STATUS}	nSTATUS low pulse width	268	1506 ⁽²⁾	μ s
t_{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 ⁽³⁾	μ s
t_{CF2CK}	nCONFIG high to first rising edge on DCLK	1506	—	μ s
t_{ST2CK}	nSTATUS high to first rising edge of DCLK	2	—	μ s
t_{DSU}	DATA [] setup time before rising edge on DCLK	5.5	—	ns
t_{DH}	DATA [] hold time after rising edge on DCLK	$N - 1/f_{DCLK}$ ⁽⁴⁾	—	s
t_{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
t_{CLK}	DCLK period	$1/f_{MAX}$	—	s
f_{MAX}	DCLK frequency (FPP x8 and x16)	—	125	MHz
t_R	Input rise time	—	40	ns
t_F	Input fall time	—	40	ns
t_{CD2UM}	CONF_DONE high to user mode ⁽⁵⁾	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles


Notes to Table 50:

- (1) Use these timing parameters when you use decompression and the design security features.
- (2) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (3) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.
- (4) N is the DCLK-to-DATA [] ratio and f_{DCLK} is the DCLK frequency of the system.
- (5) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

AS Configuration Timing

Figure 19 shows the timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.

Figure 19. AS Configuration Timing Waveform for Cyclone V Devices



Notes to Figure 19:

- (1) If you are using AS x4 mode, this signal represents the AS_DATA [3 . . 0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from the internal oscillator or the CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, INIT_DONE goes low.

Table 51 lists the timing parameters for AS x1 and AS x4 configurations in Cyclone V devices.

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD} , t_{CF2ST0} , t_{CFG} , t_{STATUS} , and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in Table 53 on page 1–49. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

Table 51. AS Timing Parameters for AS x1 and x4 Configurations in Cyclone V Devices—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t_{CO}	DCLK falling edge to the AS_DATA0/ASDO output	—	4	μ s
t_{SU}	Data setup time before the falling edge on DCLK	1.5	—	ns
t_{DH}	Data hold time after the falling edge on DCLK	0	—	ns
t_{CD2UM}	CONF_DONE high to user mode	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times \text{CLKUSR period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Table 52 lists the internal clock frequency specification for the AS configuration scheme.

The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.


Table 52. DCLK Frequency Specification in the AS Configuration Scheme for Cyclone V Devices—Preliminary

Parameter	Minimum	Typical	Maximum	Unit
DCLK frequency in AS configuration scheme	5.3	7.9	12.5	MHz
	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz
Remote update only in AS mode	—	—	12.5	MHz

PS Configuration Timing

Figure 20 shows the timing waveform for a PS configuration when using a MAX II device or microprocessor as an external host.

Figure 20. PS Configuration Timing Waveform for Cyclone V Devices ⁽¹⁾



Notes to Figure 20:

- (1) The beginning of this waveform shows the device in user mode. In user mode, `nCONFIG`, `nSTATUS`, and `CONF_DONE` are at logic high levels. When `nCONFIG` is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds `nSTATUS` low for the time of the POR delay.
- (3) After power up, before and during configuration, `CONF_DONE` is low.
- (4) Do not leave `DCLK` floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. `CONF_DONE` is released high after the Cyclone V device receives all the configuration data successfully. After `CONF_DONE` goes high, send two additional falling edges on `DCLK` to begin initialization and enter user mode.
- (6) After the option bit to enable the `INIT_DONE` pin is configured into the device, `INIT_DONE` goes low.

Table 53 lists the PS timing parameter for Cyclone V devices.

Table 53. PS Timing Parameters for Cyclone V Devices—Preliminary

Symbol	Parameter	Minimum	Maximum	Unit
t_{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t_{CF2ST0}	nCONFIG low to nSTATUS low	—	600	ns
t_{CFG}	nCONFIG low pulse width	2	—	μ s
t_{STATUS}	nSTATUS low pulse width	268	1506 ⁽¹⁾	μ s
t_{CF2ST1}	nCONFIG high to nSTATUS high	—	1506 ⁽²⁾	μ s
t_{CF2CK}	nCONFIG high to first rising edge on DCLK	1506	—	μ s
t_{ST2CK}	nSTATUS high to first rising edge of DCLK	2	—	μ s
t_{DSU}	DATA [] setup time before rising edge on DCLK	5.5	—	ns
t_{DH}	DATA [] hold time after rising edge on DCLK	0	—	ns
t_{CH}	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
t_{CL}	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
t_{CLK}	DCLK period	$1/f_{MAX}$	—	s
f_{MAX}	DCLK frequency	—	125	MHz
t_{CD2UM}	CONF_DONE high to user mode ⁽³⁾	175	437	μ s
t_{CD2CU}	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	—
t_{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (T_{init} \times CLKUSR \text{ period})$	—	—
T_{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Notes to Table 53:

- (1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
- (2) You can obtain this value if you do not delay configuration by externally holding nSTATUS low.
- (3) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Initialization

Table 54 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency for Cyclone V devices.

Table 54. Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	T _{init}
CLKUSR ⁽¹⁾	PS and FPP	125	
	AS	100	

Note to Table 54:

- (1) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Configuration Files

Use Table 55 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Table 55 lists the uncompressed raw binary file (.rbf) sizes for Cyclone V devices.

Table 55. Uncompressed .rbf Sizes for Cyclone V Devices—Preliminary (Part 1 of 2)

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
Cyclone V E ⁽¹⁾	A2	21,061,120	275,608
	A4	21,061,120	275,608
	A5	33,958,336	322,072
	A7	56,167,328	435,288
	A9	102,871,552	400,408
Cyclone V GX	C3	14,512,096	320,280
	C4	33,958,336	322,072
	C5	33,958,336	322,072
	C7	56,167,328	435,288
	C9	102,871,552	400,408
Cyclone V GT	D5	33,958,336	322,072
	D7	56,167,328	435,288
	D9	102,871,552	400,408
Cyclone V SE ⁽¹⁾	A2 ⁽²⁾	33,958,336	322,072
	A4 ⁽²⁾	33,958,336	322,072
	A5	56,057,408	324,888
	A6	56,057,408	324,888

Table 55. Uncompressed .rbf Sizes for Cyclone V Devices—Preliminary (Part 2 of 2)

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
Cyclone V SX	C2 ⁽²⁾	33,958,336	322,072
	C4 ⁽²⁾	33,958,336	322,072
	C5	56,057,408	324,888
	C6	56,057,408	324,888
Cyclone V ST	D5	56,057,408	324,888
	D6	56,057,408	324,888

Notes to Table 55:

- (1) No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.
(2) This device will be supported in a future release of the Quartus II software.

Table 56 lists the minimum configuration time estimation for Cyclone V devices. The estimated values are based on the configuration .rbf sizes in Table 55.

Table 56. Minimum Configuration Time Estimation for Cyclone V Devices—Preliminary (Part 1 of 2)

Variant	Member Code	Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V E	A2	4	100	53	16	125	11
	A4	4	100	53	16	125	11
	A5	4	100	85	16	125	17
	A7	4	100	140	16	125	28
	A9	4	100	257	16	125	51
Cyclone V GX	C3	4	100	36	16	125	7
	C4	4	100	85	16	125	17
	C5	4	100	85	16	125	17
	C7	4	100	140	16	125	28
	C9	4	100	257	16	125	51
Cyclone V GT	D5	4	100	85	16	125	17
	D7	4	100	140	16	125	28
	D9	4	100	257	16	125	51
Cyclone V SE	A2	4	100	85	16	125	17
	A4	4	100	85	16	125	17
	A5	4	100	140	16	125	28
	A6	4	100	140	16	125	28
Cyclone V SX	C2	4	100	85	16	125	17
	C4	4	100	85	16	125	17
	C5	4	100	140	16	125	28
	C6	4	100	140	16	125	28

Table 56. Minimum Configuration Time Estimation for Cyclone V Devices—Preliminary (Part 2 of 2)

Variant	Member Code	Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Cyclone V ST	D5	4	100	140	16	125	28
	D6	4	100	140	16	125	28

Notes to Table 55:

- (1) DCLK frequency of 100 MHz using external CLKUSR.
(2) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Remote System Upgrades Circuitry Timing Specification

Table 57 lists the timing parameter specifications for the remote system upgrade circuitry.

Table 57. Remote System Upgrade Circuitry Timing Specification for Cyclone V Devices—Preliminary

Parameter	Minimum	Maximum	Unit
$t_{\text{MAX_RU_CLK}}$ ⁽¹⁾	—	40	MHz
$t_{\text{RU_nCONFIG}}$ ⁽²⁾	250	—	ns
$t_{\text{RU_nRSTIMER}}$ ⁽³⁾	250	—	ns

Notes to Table 57:

- (1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE megafunction, the clock user-supplied to the ALTREMOTE_UPDATE megafunction must meet this specification.
(2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the “Remote System Upgrade State Machine” section in the *Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices* chapter.
(3) This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the “User Watchdog Timer” section in the *Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices* chapter.

User Watchdog Internal Oscillator Frequency Specification

Table 58 lists the frequency specifications for the user watchdog internal oscillator.

Table 58. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices—Preliminary

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



You can download the Excel-based I/O Timing spreadsheet from the [Cyclone V Devices Documentation](#) webpage.

Programmable IOE Delay

Table 59 lists the Cyclone V IOE programmable delay settings.

Table 59. IOE Programmable Delay for Cyclone V Devices

Parameter	Available Settings	Minimum Offset	Fast Model		Slow Model					Unit
			Industrial	Commercial	-C6	-C7	-C8	-I7	-A7	
D1	31	0	0.508	0.517	0.971	1.187	1.194	1.179	1.160	ns
D3	7	0	1.761	1.793	3.291	4.022	3.961	3.999	3.929	ns
D4	31	0	0.510	0.519	1.180	1.187	1.195	1.180	1.160	ns
D5	31	0	0.508	0.517	0.970	1.186	1.194	1.179	1.179	ns

Programmable Output Buffer Delay

Table 60 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Table 60. Programmable Output Buffer Delay for Cyclone V Devices ⁽¹⁾—Preliminary

Symbol	Parameter	Typical	Unit
D _{OUTBUF}	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps

Note to Table 60:

(1) Pending data extraction from the Quartus II software.

Glossary

Table 61 lists the glossary for this datasheet.

Table 61. Glossary Table (Part 1 of 4)





Letter	Subject	Definitions
A B C	—	—
D	Differential I/O Standards	<p><i>Receiver Input Waveforms</i></p> <p>Single-Ended Waveform</p>  <p>Positive Channel (p) = V_{IH} Negative Channel (n) = V_{IL} Ground</p> <p>Differential Waveform</p>  <p>$p - n = 0\text{ V}$</p> <p><i>Transmitter Output Waveforms</i></p> <p>Single-Ended Waveform</p>  <p>Positive Channel (p) = V_{OH} Negative Channel (n) = V_{OL} Ground</p> <p>Differential Waveform</p>  <p>$p - n = 0\text{ V}$</p>
E	—	—
F	f_{HSCLK}	Left/right PLL input clock frequency.
	f_{HSDR}	High-speed I/O block—Maximum/minimum LVDS data transfer rate ($f_{HSDR} = 1/TUI$).
G H I	—	—

Table 61. Glossary Table (Part 2 of 4)



Letter	Subject	Definitions
<p>J</p>	<p>J</p>	<p>High-speed I/O block—Deserialization factor (width of parallel data bus).</p>
	<p>JTAG Timing Specifications</p>	<p>JTAG Timing Specifications:</p> 
<p>K L M N O</p>	<p>—</p>	<p>—</p>
<p>P</p>	<p>PLL Specifications</p>	<p>Diagram of PLL Specifications (1)</p>  <p>Note: (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>
	<p>Preliminary</p>	<p>Some tables show the designation as “Preliminary”. Preliminary characteristics are created using simulation results, process data, and other known parameters. Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no preliminary designations on finalized tables.</p>
<p>Q</p>	<p>—</p>	<p>—</p>
<p>R</p>	<p>R_L</p>	<p>Receiver differential input discrete resistor (external to the Cyclone V device).</p>

Table 61. Glossary Table (Part 3 of 4)



Letter	Subject	Definitions
S	Sampling window (SW)	<p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown:</p> 
	Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p><i>Single-Ended Voltage Referenced I/O Standard</i></p> 
T	t_c	High-speed receiver/transmitter input and output clock period.
	TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{c0} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table).
	t_{DUTY}	High-speed I/O block—Duty cycle on high-speed transmitter output clock. Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w$)
	t_{FALL}	Signal high-to-low transition time (80-20%)
	t_{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input
	t_{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL
	t_{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL
t_{RISE}	Signal low-to-high transition time (20–80%)	
U	—	—

Table 61. Glossary Table (Part 4 of 4)

Letter	Subject	Definitions
V	$V_{CM(DC)}$	DC common mode input voltage.
	V_{ICM}	Input common mode voltage—The common mode of the differential signal at the receiver.
	V_{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{DIF(AC)}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
	V_{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage
	$V_{IH(DC)}$	High-level DC input voltage
	V_{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage
	$V_{IL(DC)}$	Low-level DC input voltage
	V_{OCM}	Output common mode voltage—The common mode of the differential signal at the transmitter.
	V_{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	V_{SWING}	Differential input voltage
	V_X	Input differential cross point voltage
V_{OX}	Output differential cross point voltage	
W	W	High-speed I/O block—Clock Boost Factor
X		
Y	—	—
Z		

Document Revision History

Table 62 lists the revision history for this document.

Table 62. Document Revision History (Part 1 of 2)

Date	Version	Changes
June 2013	3.4	<ul style="list-style-type: none"> ■ Updated Table 20, Table 27, and Table 34. ■ Updated “UART Interface” and “CAN Interface” sections. ■ Removed the following tables: <ul style="list-style-type: none"> ■ Table 45. UART Baud Rate for Cyclone V Devices ■ Table 47. CAN Pulse Width for Cyclone V Devices
May 2013	3.3	<ul style="list-style-type: none"> ■ Added Table 33. ■ Updated Figure 5, Figure 6, Figure 17, Figure 19, and Figure 20. ■ Updated Table 1, Table 4, Table 5, Table 10, Table 13, Table 19, Table 20, Table 26, Table 32, Table 35, Table 36, Table 43, Table 53, Table 54, Table 57, and Table 61.

Table 62. Document Revision History (Part 2 of 2)

Date	Version	Changes
March 2013	3.2	<ul style="list-style-type: none"> ■ Added HPS reset information in the “HPS Specifications” section. ■ Added Table 57. ■ Updated Table 1, Table 2, Table 17, Table 20, Table 52, and Table 56. ■ Updated Figure 18.
January 2013	3.1	Updated Table 4, Table 20, and Table 56.
November 2012	3.0	<ul style="list-style-type: none"> ■ Updated Table 1, Table 4, Table 5, Table 9, Table 14, Table 16, Table 17, Table 19, Table 20, Table 25, Table 28, Table 52, Table 55, Table 56, and Table 59. ■ Removed table: Transceiver Block Jitter Specifications for Cyclone V GX Devices. ■ Added HPS information: <ul style="list-style-type: none"> ■ Added “HPS Specifications” section. ■ Added Table 33, Table 34, Table 35, Table 36, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, and Table 46. ■ Added Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, and Figure 16. ■ Updated Table 3.
June 2012	2.0	<p>Updated for the Quartus II software v12.0 release:</p> <ul style="list-style-type: none"> ■ Restructured document. ■ Removed “Power Consumption” section. ■ Updated Table 1, Table 3, Table 19, Table 20, Table 25, Table 27, Table 28, Table 30, Table 31, Table 34, Table 36, Table 37, Table 38, Table 39, Table 41, Table 43, and Table 46. ■ Added Table 22, Table 23, and Table 29. ■ Added Figure 1 and Figure 2. ■ Added “Initialization” and “Configuration Files” sections.
February 2012	1.2	<ul style="list-style-type: none"> ■ Added automotive speed grade information. ■ Added Figure 2–1. ■ Updated Table 2–3, Table 2–8, Table 2–9, Table 2–19, Table 2–20, Table 2–21, Table 2–22, Table 2–23, Table 2–24, Table 2–25, Table 2–26, Table 2–27, Table 2–28, Table 2–30, Table 2–35, and Table 2–43. ■ Minor text edits.
November 2011	1.1	<ul style="list-style-type: none"> ■ Added Table 2–5. ■ Updated Table 2–3, Table 2–4, Table 2–11, Table 2–13, Table 2–20, and Table 2–21.
October 2011	1.0	Initial release.