Ultra low capacitance double rail-to-rail ESD protection

Rev. 02 — 19 February 2009

**Product data sheet** 

## 1. Product profile

### 1.1 General description

Ultra low capacitance double rail-to-rail ElectroStatic Discharge (ESD) protection devices in leadless ultra small Surface-Mounted Device (SMD) plastic packages.

The devices are designed to protect two Hi-Speed data lines or high-frequency signal lines from the damage caused by ESD and other transients.

PRTR5V0U2F and PRTR5V0U2K integrate two ultra low capacitance rail-to-rail ESD protection channels and one additional ESD protection diode each to ensure signal line protection even if no supply voltage is available.

#### Table 1.Product overview

Type number	Package		Package configuration
	NXP	JEDEC	
PRTR5V0U2F	SOT886	MO-252	leadless ultra small
PRTR5V0U2K	SOT891	-	leadless ultra small

### **1.2 Features**

- ESD protection of two Hi-Speed data lines or high-frequency signal lines
- Ultra low input/output to ground capacitance: C<sub>(I/O-GND)</sub> = 1 pF
- ESD protection up to 8 kV
- IEC 61000-4-2, level 4 (ESD)
- Very low clamping voltage due to an integrated additional ESD protection diode
- Very low reverse current
- AEC-Q101 qualified
- Leadless ultra small SMD plastic packages

### **1.3 Applications**

- USB 2.0 interfaces
- Digital Video Interface (DVI) / High Definition Multimedia Interface (HDMI) interfaces
- Mobile and cordless phones
- Personal Digital Assistants (PDA)
- Digital cameras
- Wide Area Network (WAN) / Local Area Network (LAN) systems
- PCs, notebooks, printers and other PC peripherals



Ultra low capacitance double rail-to-rail ESD protection

### 1.4 Quick reference data

#### Quick reference data Table 2.

 $T_{amb} = 25 \circ C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per channe	el					
C <sub>(I/O-GND)</sub>	input/output to ground capacitance	f = 1 MHz; V <sub>(I/O-GND)</sub> = 0 V	<u>[1]</u> _	1.0	1.5	pF
C <sub>(I/O-I/O)</sub>	input/output to input/output capacitance	f = 1 MHz; V <sub>(I/O-I/O)</sub> = 0 V	[2] _	0.6	-	pF
Zener dioc	le					
V <sub>RWM</sub>	reverse standoff voltage		[3] _	-	5.5	V
C <sub>sup</sub>	supply pin to ground capacitance	f = 1 MHz; V <sub>CC</sub> = 0 V	<u>[3]</u> _	16	-	pF

[1] Measured from pin 1, 3, 4 or 6 to ground.

[2] Measured from pin 1 or 6 to pin 3 or 4.

[3] Measured from pin 5 to ground.

#### **Pinning information** 2.

Table	3. Pinning			
Pin	Symbol	Description	Simplified outline	Graphic symbol
PRTF	R5V0U2F (SOT	۲886)		
1	I/O1	input/output 1		
2	GND	ground		
3	I/O2	input/output 2		<u></u>  ₩+₩
4	I/O2	input/output 2		
5	V <sub>CC</sub>	supply voltage		
6	I/O1	input/output 1	bottom view	3 006aab349

#### PRTR5V0U2K (SOT891)

1	I/O1	input/output 1		
2	GND	ground		
3	I/O2	input/output 2		
4	I/O2	input/output 2		
5	V <sub>CC</sub>	supply voltage		
6	I/O1	input/output 1	6 5 4 bottom view	

006aab349

Ultra low capacitance double rail-to-rail ESD protection

## 3. Ordering information

Table 4.         Ordering information						
Type number Package						
	Name	Description	Version			
PRTR5V0U2F	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1.45 \times 0.5$ mm	SOT886			
PRTR5V0U2K	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1 \times 0.5$ mm	SOT891			

## 4. Marking

Table 5. Marking codes	
Type number	Marking code
PRTR5V0U2F	PF
PRTR5V0U2K	РК

## 5. Limiting values

#### Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Per device					
T <sub>amb</sub>	ambient temperature		-40	+85	°C
T <sub>stg</sub>	storage temperature		-55	+125	°C

#### Table 7. ESD maximum ratings

 $T_{amb} = 25 \circ C$  unless otherwise specified.


Symbol	Parameter	Conditions		Min	Max	Unit
Per chan	nel					
$V_{ESD}$	electrostatic discharge voltage	IEC 61000-4-2 (contact discharge)	[1][2]	-	8	kV
		MIL-STD-883 (human body model)	[2]	-	10	kV

[1] Device stressed with ten non-repetitive ESD pulses.

[2] Measured from pin 1, 3, 4 or 6 to pin 2 or 5.

#### Ultra low capacitance double rail-to-rail ESD protection

Standard	Conditions
Per channel	
IEC 61000-4-2; level 4 (ESD)	> 8 kV (contact)
MIL-STD-883; class 3 (human body model)	> 4 kV



#### Ultra low capacitance double rail-to-rail ESD protection

## 6. Characteristics


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
Per channe	el l					
I <sub>R</sub>	reverse current	$V_R = 5 V$	<u>[1]</u> -	< 1	100	nA
C <sub>(I/O-GND)</sub>	input/output to ground capacitance	f = 1 MHz; V <sub>(I/O-GND)</sub> = 0 V	<u>[1]</u> -	1.0	1.5	pF
C <sub>(I/O-I/O)</sub>	input/output to input/output capacitance	f = 1 MHz; V <sub>(I/O-I/O)</sub> = 0 V	[2] _	0.6	-	pF
V <sub>F</sub>	forward voltage	I <sub>F</sub> = 1 mA	[3] _	0.7	-	V
Zener diod	e					
V <sub>RWM</sub>	reverse standoff voltage		[4] _	-	5.5	V
V <sub>BR</sub>	breakdown voltage		<u>[4]</u> 6	-	9	V
C <sub>sup</sub>	supply pin to ground capacitance	f = 1 MHz; V <sub>CC</sub> = 0 V	<u>[4]</u> _	16	-	pF

[1] Measured from pin 1, 3, 4 or 6 to ground.

[2] Measured from pin 1 or 6 to pin 3 or 4.

[3] Measured from pin 1, 3, 4 or 6 to pin 5.


[4] Measured from pin 5 to ground.



### **NXP Semiconductors**

## PRTR5V0U2F; PRTR5V0U2K

#### Ultra low capacitance double rail-to-rail ESD protection



#### Ultra low capacitance double rail-to-rail ESD protection


## 7. Application information

Handling data rates up to 480 Mbit/s, USB 2.0 interfaces require ESD protection devices with an extremely low line capacitance in order to avoid signal distortion.

With a capacitance of only 1 pF, the PRTR5V0U2F and the PRTR5V0U2K offer IEC 61000-4-2, level 4 compliant ESD protection.

PRTR5V0U2F and PRTR5V0U2K integrate two pairs of ultra low capacitance rail-to-rail ESD protection channels and one additional ESD protection diode each.

The additional ESD protection diode connected between ground and  $V_{\text{CC}}$  prevents charging of the supply.




#### Circuit board layout and protection device placement

Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT) and surge transients. The following guidelines are recommended:

- 1. Place the PRTR5V0U2F and the PRTR5V0U2K as close to the input terminal or connector as possible.
- 2. The path length between the PRTR5V0U2F or the PRTR5V0U2K and the protected line should be minimized.
- 3. Keep parallel signal paths to a minimum.
- 4. Avoid running protected conductors in parallel with unprotected conductors.
- 5. Minimize all Printed-Circuit Board (PCB) conductive loops including power and ground loops.
- 6. Minimize the length of the transient return path to ground.
- 7. Avoid using shared transient return paths to a common ground point.
- 8. Ground planes should be used whenever possible. For multilayer PCBs, use ground vias.

Ultra low capacitance double rail-to-rail ESD protection

## 8. Package outline



## 9. Packing information

#### Table 10. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	ription	
				5000
PRTR5V0U2F	SOT886	4 mm pitch, 8 mm tape and reel; T1	[2]	-115
		4 mm pitch, 8 mm tape and reel; T4	[3]	-132
PRTR5V0U2K	SOT891	4 mm pitch, 8 mm tape and reel		-132


[1] For further information and the availability of packing methods, see Section 13.

[2] T1: normal taping

[3] T4: 90° rotated reverse taping

Ultra low capacitance double rail-to-rail ESD protection

## **10. Soldering**



Ultra low capacitance double rail-to-rail ESD protection

## **11. Revision history**

#### Table 11.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PRTR5V0U2F_PRTR5V0U2K_2	20090219	Product data sheet	-	PRTR5V0U2F_PRTR5V0U2K_1
Modifications:	<ul> <li><u>Table 3 "Pi</u></li> </ul>	nning": graphic symbo	ol amended	
PRTR5V0U2F_PRTR5V0U2K_1	20081106	Product data sheet	-	-

Ultra low capacitance double rail-to-rail ESD protection

## **12. Legal information**

### 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 12.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. **Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**ESD protection devices** — These products are only intended for protection against ElectroStatic Discharge (ESD) pulses and are not intended for any other usage including, without limitation, voltage regulation applications. NXP Semiconductors accepts no liability for use in such applications and therefore such use is at the customer's own risk.

### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## **13. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PRTR5V0U2F\_PRTR5V0U2K\_2

### **NXP Semiconductors**

## PRTR5V0U2F; PRTR5V0U2K

Ultra low capacitance double rail-to-rail ESD protection


### 14. Contents

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 2
3	Ordering information 3
4	Marking 3
5	Limiting values 3
6	Characteristics 5
7	Application information 7
8	Package outline 8
9	Packing information
10	Soldering 9
11	Revision history 10
12	Legal information 11
12.1	Data sheet status 11
12.2	Definitions 11
12.3	Disclaimers 11
12.4	Trademarks 11
13	Contact information 11
14	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.



Date of release: 19 February 2009 Document identifier: PRTR5V0U2F\_PRTR5V0U2K\_2

