Integrated Silicon Pressure Sensor
On-Chip Signal Conditioned, Temperature Compensated and Calibrated

The MPXV7002 series piezoresistive transducers are state-of-the-art monolithic silicon pressure sensors designed for a wide range of applications, but particularly those employing a microcontroller or microprocessor with A/D inputs. This transducer combines advanced micromachining techniques, thin-film metallization, and bipolar processing to provide an accurate, high level analog output signal that is proportional to the applied pressure.

Features

- 2.5% Typical Error over +10°C to +60°C with Auto Zero
- 6.25% Maximum Error over +10°C to +60°C without Auto Zero
- Ideally Suited for Microprocessor or Microcontroller-Based Systems
- Thermoplastic (PPS) Surface Mount Package
- Temperature Compensated over +10°C to +60°C
- Patented Silicon Shear Stress Strain Gauge
- Available in Differential and Gauge Configurations

Application Examples

- Hospital Beds
- HVAC
- Respiratory Systems
- Process Control

<table>
<thead>
<tr>
<th>Device Name</th>
<th>Package Options</th>
<th>Case No.</th>
<th># of Ports</th>
<th>Pressure Type</th>
<th>Device Marking</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPXV7002GC6U</td>
<td>Rails</td>
<td>482A</td>
<td>•</td>
<td>•</td>
<td>MPXV7002G</td>
</tr>
<tr>
<td>MPXV7002GC6T1</td>
<td>Tape &amp; Reel</td>
<td>482A</td>
<td>•</td>
<td>•</td>
<td>MPXV7002G</td>
</tr>
<tr>
<td>MPXV7002GP</td>
<td>Trays</td>
<td>1369</td>
<td>•</td>
<td>•</td>
<td>MPXV7002G</td>
</tr>
<tr>
<td>MPXV7002DP</td>
<td>Trays</td>
<td>1351</td>
<td>•</td>
<td>•</td>
<td>MPXV7002DP</td>
</tr>
</tbody>
</table>

SMALL OUTLINE PACKAGE

MPXV7002GC6U/C6T1 CASE 482A-01
MPXV7002GP CASE 1369-01
MPXV7002DP CASE 1351-01

© Freescale Semiconductor, Inc., 2005, 2009. All rights reserved.
### Pressure Operating Characteristics

#### Table 1. Operating Characteristics

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pressure Range(1)</td>
<td>$P_{OP}$</td>
<td>−2.0</td>
<td>—</td>
<td>2.0</td>
<td>kPa</td>
</tr>
<tr>
<td>Supply Voltage(2)</td>
<td>$V_S$</td>
<td>4.75</td>
<td>5.0</td>
<td>5.25</td>
<td>Vdc</td>
</tr>
<tr>
<td>Supply Current</td>
<td>$I_o$</td>
<td>—</td>
<td>—</td>
<td>10</td>
<td>mAdc</td>
</tr>
<tr>
<td>Pressure Offset(3) @ $V_S = 5.0$ Volts</td>
<td>$V_{off}$</td>
<td>2.25</td>
<td>2.5</td>
<td>2.75</td>
<td>Vdc</td>
</tr>
<tr>
<td>Full Scale Output(4) @ $V_S = 5.0$ Volts</td>
<td>$V_{FSO}$</td>
<td>4.25</td>
<td>4.5</td>
<td>4.75</td>
<td>Vdc</td>
</tr>
<tr>
<td>Full Scale Span(5) @ $V_S = 5.0$ Volts</td>
<td>$V_{FSS}$</td>
<td>3.5</td>
<td>4.0</td>
<td>4.5</td>
<td>Vdc</td>
</tr>
<tr>
<td>Accuracy(6) @ $V_S = 5.0$ Volts</td>
<td>—</td>
<td>—</td>
<td>±2.5(7)</td>
<td>±6.25</td>
<td>%V$_{FSS}$</td>
</tr>
<tr>
<td>Sensitivity</td>
<td>$V/P$</td>
<td>—</td>
<td>1.0</td>
<td>—</td>
<td>V/kPa</td>
</tr>
<tr>
<td>Response Time(8)</td>
<td>$t_R$</td>
<td>—</td>
<td>1.0</td>
<td>—</td>
<td>ms</td>
</tr>
<tr>
<td>Output Source Current at Full Scale Output</td>
<td>$I_{O+}$</td>
<td>—</td>
<td>0.1</td>
<td>—</td>
<td>mAdc</td>
</tr>
<tr>
<td>Warm-Up Time(9)</td>
<td>—</td>
<td>—</td>
<td>20</td>
<td>—</td>
<td>ms</td>
</tr>
</tbody>
</table>

1. 1.0 kPa (kiloPascal) equals 0.145 psi.
2. Device is ratiometric within this specified excitation range.
3. Offset ($V_{off}$) is defined as the output voltage at the minimum rated pressure.
4. Full Scale Output ($V_{FSO}$) is defined as the output voltage at the maximum or full rated pressure.
5. Full Scale Span ($V_{FSS}$) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
6. Accuracy (error budget) consists of the following:
   - Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range.
   - Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to and from the minimum or maximum operating temperature points, with zero differential pressure applied.
   - Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from the minimum or maximum rated pressure, at 25°C.
   - TcSpan: Output deviation over the temperature range of 10°C to 60°C, relative to 25°C.
   - TcOffset: Output deviation with minimum rated pressure applied, over the temperature range of 10°C to 60°C, relative to 25°C.
   - Variation from Nominal: The variation from nominal values, for Offset or Full Scale Span, as a percent of $V_{FSS}$, at 25°C.
7. Auto Zero at Factory Installation: Due to the sensitivity of the MPXV7002 Series, external mechanical stresses and mounting position can affect the zero pressure output reading. Auto zero is defined as storing the zero pressure output reading and subtracting this from the device's output during normal operations. Reference AN1636 for specific information. The specified accuracy assumes a maximum temperature change of ±5°C between auto zero and measurement.
8. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
9. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the Pressure has been stabilized.

---

MPXV7002

Sensors
Freescale Semiconductor
Maximum Ratings

Table 2. Maximum Ratings\(^{(1)}\)

<table>
<thead>
<tr>
<th>Rating</th>
<th>Symbol</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Pressure (P1 &gt; P2)</td>
<td>$P_{\text{max}}$</td>
<td>75</td>
<td>kPa</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_{\text{stg}}$</td>
<td>–30 to +100</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>$T_{A}$</td>
<td>10 to 60</td>
<td>°C</td>
</tr>
</tbody>
</table>

1. Exposure beyond the specified limits may cause permanent damage or degradation to the device.

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.

Figure 1. Integrated Pressure Sensor Schematic
The performance over temperature is achieved by integrating the shear-stress strain gauge, temperature compensation, calibration and signal conditioning circuitry onto a single monolithic chip.

Figure 2 illustrates the Differential or Gauge configuration in the basic chip carrier (Case 482). A gel die coat isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the sensor diaphragm.

The MPXV7002 series pressure sensor operating characteristics, and internal reliability and qualification tests are based on use of dry air as the pressure media. Media, other than dry air, may have adverse effects on sensor performance and long-term reliability. Contact the factory for information regarding media compatibility in your application.

Figure 3 shows the recommended decoupling circuit for interfacing the integrated sensor to the A/D input of a microprocessor or microcontroller. Proper decoupling of the power supply is recommended.

Figure 4 shows the sensor output signal relative to pressure input. Typical, minimum, and maximum output curves are shown for operation over a temperature range of 10°C to 60°C using the decoupling circuit shown in Figure 3. The output will saturate outside of the specified pressure range.
PRESSURE (P1)/VACUUM (P2) SIDE IDENTIFICATION TABLE

Freescale designates the two sides of the pressure sensor as the Pressure (P1) side and the Vacuum (P2) side. The Pressure (P1) side is the side containing a gel die coat which protects the die from harsh media.

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Case Type</th>
<th>Pressure (P1) Side Identifier</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPXV7002GC6U/GC6T1</td>
<td>482A-01</td>
<td>Side with Port Attached</td>
</tr>
<tr>
<td>MPXV7002GP</td>
<td>1369-01</td>
<td>Side with Port Attached</td>
</tr>
<tr>
<td>MPXV7002DP</td>
<td>1351-01</td>
<td>Side with Part Marking</td>
</tr>
</tbody>
</table>

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the surface mount packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct footprint, the packages will self align when subjected to a solder reflow process. It is always recommended to design boards with a solder mask layer to avoid bridging and shorting between solder pads.
PACKAGE DIMENSIONS

CASE 482A-01
ISSUE A
SMALL OUTLINE PACKAGE
NOTES:

1. CONTROLLING DIMENSION: INCH


⚠️ DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 PER SIDE.

⚠️ DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 MAXIMUM.

<table>
<thead>
<tr>
<th>STYLE 1</th>
<th>STYLE 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN 1:  GND</td>
<td>PIN 1:  N/C</td>
</tr>
<tr>
<td>PIN 2:  +Vout</td>
<td>PIN 2:  Vs</td>
</tr>
<tr>
<td>PIN 3:  Vs</td>
<td>PIN 3:  GND</td>
</tr>
<tr>
<td>PIN 4:  −Vout</td>
<td>PIN 4:  Vout</td>
</tr>
<tr>
<td>PIN 5:  N/C</td>
<td>PIN 5:  N/C</td>
</tr>
<tr>
<td>PIN 6:  N/C</td>
<td>PIN 6:  N/C</td>
</tr>
<tr>
<td>PIN 7:  N/C</td>
<td>PIN 7:  N/C</td>
</tr>
<tr>
<td>PIN 8:  N/C</td>
<td>PIN 8:  N/C</td>
</tr>
</tbody>
</table>
PACKAGE DIMENSIONS

DETAIL G

GAGE PLANE

.014 (0.35)

DETAIL G

SEATING PLANE

8X △ .004 (0.1)

MECHANICAL OUTLINE

PRINT VERSION NOT TO SCALE

TITLE: 8 LD SOP, SIDE PORT

DOCUMENT NO: 98ASA99303D

CASE NUMBER: 1369-01

REVISION: B

CASE 1369-01

ISSUE B

SMALL OUTLINE PACKAGE

24 MAY 2005

STANDARD: NON-JEDEC

FREESCALE SEMICONDUCTOR, INC.
ALL RIGHTS RESERVED.

© FREESCALE SEMICONDUCTOR, INC.

MPXV7002
### PACKAGE DIMENSIONS

**NOTES:**

1. **CONTROLLING DIMENSION: INCH**

2. **INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M–1994.**

⚠️ **DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.**
MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 (0.152) PER SIDE.

⚠️ **DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 (0.203) MAXIMUM.**

<table>
<thead>
<tr>
<th>DIM</th>
<th>MIN</th>
<th>MAX</th>
<th>MIN</th>
<th>MAX</th>
<th>DIM</th>
<th>MIN</th>
<th>MAX</th>
<th>MIN</th>
<th>MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>.300</td>
<td>.330</td>
<td>7.11</td>
<td>7.62</td>
<td>0</td>
<td>0*</td>
<td>7*</td>
<td>0*</td>
<td>7*</td>
</tr>
<tr>
<td>A1</td>
<td>.002</td>
<td>.010</td>
<td>0.05</td>
<td>0.25</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>b</td>
<td>.038</td>
<td>.042</td>
<td>0.96</td>
<td>1.07</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>D</td>
<td>.465</td>
<td>.485</td>
<td>11.81</td>
<td>12.32</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>E</td>
<td>.717 BSC</td>
<td>18.21 BSC</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>E1</td>
<td>.465</td>
<td>.485</td>
<td>11.81</td>
<td>12.32</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>e</td>
<td>.100 BSC</td>
<td>2.54 BSC</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>.245</td>
<td>.255</td>
<td>6.22</td>
<td>6.47</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>K</td>
<td>.120</td>
<td>.130</td>
<td>3.05</td>
<td>3.30</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>L</td>
<td>.061</td>
<td>.071</td>
<td>1.55</td>
<td>1.80</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>M</td>
<td>.270</td>
<td>.290</td>
<td>6.86</td>
<td>7.36</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>N</td>
<td>.080</td>
<td>.090</td>
<td>2.03</td>
<td>2.28</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>P</td>
<td>.009</td>
<td>.011</td>
<td>0.23</td>
<td>0.28</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>T</td>
<td>.115</td>
<td>.125</td>
<td>2.92</td>
<td>3.17</td>
<td>-</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>

© FREESCALE SEMICONDUCTOR, INC.
ALL RIGHTS RESERVED.

**MECHANICAL OUTLINE**

**PRINT VERSION NOT TO SCALE**

**TITLE:**

8 LD SOP, SIDE PORT

**CASE 1369-01**

**ISSUE B**

**SMALL OUTLINE PACKAGE**

**CASE NUMBER: 1369-01**

**24 MAY 2005**

**STANDARD: NON-JEDEC**
How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by the customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.