

DSC150X/DSC152X

Low-Power Low-Jitter MEMS Oscillators

Features

- · Any Frequency Between:
 - 2.3 MHz to 170 MHz (2.5V and 3.3V)
 - 2.3 MHz to 125 MHz (1.8V)
- Exceptional Total Stability Over Temperature ±20 ppm, ±25 ppm, ±50 ppm
- Low Phase Jitter (1 ps Typical)
- Operating Voltage 1.8V/2.5V to 3.3V
- · Standby Mode for Battery Life Saving
- Fast Startup Time (2.5 ms Typical)
- Extended Temperature Range: –40°C to +125°C
- For AEC-Q Qualified, refer to DSA150x/DSA152x Product Family
- Low Operation Current (6.5 mA Typical)
- · Ultra-Small Footprints:
 - 2.0 mm × 1.6 mm VFLGA Package
 - 2.5 mm × 2.0 mm VLGA Package
 - 3.2 mm × 2.5 mm VDFN Package
 - 5.0 mm × 3.2 mm VDFN Package
 - 7.0 mm × 5.0 mm VDFN Package
- High Reliability: 20× Better MTF than Quartz Oscillators
- MIL-STD 883 Shock and Vibration Resistant
- · Lead-Free and RoHS-Compliant

Applications

- USB, SATA, SAS Reference Clock
- 100M/1G/10G Ethernet Clock
- IP Cam, DVR, OTT-Box
- · Storage/SSD
- · IoT Terminal/Gateway

Benefits

- Pin for Pin "Drop-In" Replacement for Industry Standard Oscillators
- Semiconductor-Level Reliability, Significantly Higher than Quartz
- · Short Production Lead Time
- · Longer Battery Life/Reduced Power Consumption
- · Compact Plastic Package
- · Cost Effective


General Description

The DSC1501/2/3/4/5 and DSC1521/2/3/4/5 are industry-leading MEMS oscillators that offer excellent jitter and stability performance at very low power over a wide range of supply voltage (1.71V to 3.63V) and temperature (–40°C to +125°C). The devices operate from 2.3 MHz to 170 MHz with 2.5V and 3.3V supply voltage and from 2.3 MHz to 125 MHz with 1.8V supply voltage.


The devices incorporate an all-silicon resonator that is extremely robust. A MEMS-based design allows for a higher level of reliability, making the DSC150x/DSC152x ideal for rugged, industrial, and portable applications where stress, shock, and vibrations can damage quartz crystal-based systems. The devices are also an excellent choice as clock reference for small, battery-operated devices, such as wearables and Internet-of-Things (IoT) devices.

Available in industry standard packages, the DSC150x/DSC152x can be a drop-in replacement to standard crystal oscillators.

Package Type



Functional Block Diagram



Note: N.F. stands for iNteger/Fractional dividers.

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings † ††

Supply Voltage (V _{CC})	
LVTTL Input Voltage	0.3V to V _{DD} + 0.3V
ESD Protection (HBM)	
ESD Protection (MM)	
ESD Protection (CDM)	

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† Notice: The data sheet limits are not guaranteed if the device is operated beyond the recommended operating conditions.

ELECTRICAL CHARACTERISTICS

Electrical Characteristics: V_{DD} = 1.8V +10%/–5%, V_{DD} = 2.5V ±10%, V_{DD} = 3.3V ±10%; T_A = -40°C to +125°C, unless noted.

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions			
Cumply Valtage	\/	2.25	_	3.63	V	Note 1, DS0	C1501/2/3, DSC1521/2/3		
Supply Voltage	V _{DD}	1.71	_	1.98	V	Note 1, DS0	C1504/5, DSC1524/5		
Power Supply Ramp	t _{PU}	0.1		100	ms	Note 2			
Supply Current	I	_	6.5	7.5	mA	f_0 = 20 MHz, V_{DD} = 3.3V, no load, out enabled			
Зарріу Сапені	I _{DD}	_	6.5	7.8	ША	f _O = 141.24 output disab	9 MHz, V _{DD} = 3.3V, no load, oled		
Standby Current	1	_	1	_	μA	$V_{DD} = 1.8V$	2.5V		
Standby Current	I _{STDBY} _	_	1.8	_	μΛ	$V_{DD} = 3.3V$			
Input Logic Levels	V _{IH}	0.7 × V _{DD}		_	V	Input logic H	ligh, Note 3		
Input Logic Levels	V _{IL}	_	<u> </u>	0.3 × V _{DD}	V	Input logic L	ow, Note 3		
	V _{OH}			_	V		I _{OH} = –16 mA, Std. drive		
		0.8 × V _{DD}		_		V _{DD} = 3.3V	I _{OH} = –12 mA, Medium drive		
			<u> </u>	_			I _{OH} = –6 mA, Low drive		
Output Logic Levels			<u> </u>	_		V _{DD} = 2.5V	I _{OH} = –10 mA, Std. drive		
Output Logic Levels		0.0 × V _{DD}		_			I _{OH} = –6 mA, Medium drive		
				_			I _{OH} = –3 mA, Low drive		
						_		V _{DD} = 1.8V	I _{OH} = –4 mA, Standard drive
				_		V _{DD} = 1.0V	I _{OH} = –2 mA, Low drive		
		_					I _{OL} = 16 mA, Standard drive		
		_				$V_{DD} = 3.3V$	I _{OL} = 12 mA, Medium drive		
		_	_				I _{OL} = 6 mA, Low drive		
Output Logic Levels	\ \/ .	_	_	0.2 × V _{DD}	V		I _{OL} = 10 mA, Standard drive		
Output Logic Levels	V _{OL}	_	_	0.2 ^ V _{DD}	V	V _{DD} = 2.5V	I _{OL} = 6 mA, Medium drive		
		_	_				I _{OL} = 3 mA, Low drive		
						V _{DD} = 1.8V	I _{OL} = 4 mA, Standard drive		
		_	_			v _{DD} - 1.6V	I _{OL} = 2 mA, Low drive		
Output Duty Cycle	_	47	_	53	%				

DSC150X/DSC152X

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: V_{DD} = 1.8V +10%/-5%, V_{DD} = 2.5V ±10%, V_{DD} = 3.3V ±10%; T_A = -40°C to +125°C, unless noted.

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions	Conditions		
		2.3	_	170		Standard drive	V _{DD} = 3.3V		
		2.3	_	125		Medium drive	and V _{DD} = 2.5V		
Frequency	f ₀	2.3	_	50	MHz	Low drive			
		2.3	_	125		Standard drive	V _{DD} = 1.8V		
		2.3	_	60	1	Low drive			
		_	±20	_		Includes fre	quency variations due to		
Frequency Stability	Δf	_	±25	_	ppm	initial tolera	nce, temperature and power		
		_	±50	_		supply volta	ge.		
Aging	Λf	_	±5	_	nnm	First year @) 25°C		
Aging	Δf	_	±1	_	ppm	Per year aft	er first year		
Startup Time	t _{SU}	_	2.5	_	ms	From 90% V _{DD} until the output starts toggling			
Output Disable Time	t _{ODs}	_	15	_	ns	From OE to	ggle to output OFF		
Output Frankla Times	t _{ENOE}	_	_	1	μs	Pin 1 config	ured as OE		
Output Enable Time	t _{ENST}	_	_	2	ms	Pin 1 configured as Standby			
Enable Pull-up Resistor	_	70	_	_	kΩ	Pull-up resis	stor at pin 1		
	-	_	1.4/1.3	_		V _{DD} = 1.8V	DSC1505, Std drive 20%-80%, C _L = 10 pF		
		_	1.1/1.0	_		$V_{DD} = 2.5V$	DSC1502, Std drive		
		_	1.2/1.0	_		$V_{DD} = 3.3V$	20%-80%, C _L = 10 pF		
Output Transition Time	t _R /t _F	_	3.0/2.4	_	ns	V _{DD} = 1.8V	DSC1504, Low drive 20%-80%, C _L = 10 pF		
		_	1.9/1.7	_		V _{DD} = 2.5V	DSC1501, Med drive		
		_	1.4/1.1	_		V _{DD} = 3.3V	20%-80%, C _L = 10 pF		
		_	4.5/4.1	_		V _{DD} = 2.5V	DSC1503, Low drive		
		_	3.4/2.9	_		V _{DD} = 3.3V	20%-80%, C _L = 10 pF		
0 1 1 0 1 1111		_	40	_		V _{DD} = 1.8V			
Cycle-to-Cycle Jitter (Peak)	J _{CC}	_	18	_	ps	V _{DD} = 2.5V	f _{OUT} = 25 MHz		
(i cak)		_	15	_		V _{DD} = 3.3V			
		_	6	_		V _{DD} = 1.8V			
Period Jitter, RMS	J _{PER}	_	2.5	_	ps	V _{DD} = 2.5V	f _{OUT} = 25 MHz		
			2.5	_]	V _{DD} = 3.3V			
B : 120		_	45			V _{DD} = 1.8V			
Period Jitter (Peak-to-Peak)	J _{PP}	_	20	_	ps	V _{DD} = 2.5V	f _{OUT} = 25 MHz		
(I GAN-IU-FEAN)		_	18	_	1	V _{DD} = 3.3V			
Integrated Phase Noise	J _{PH}	_	1	_	ps _{RMS}	f _{OUT} = 100 MHz	12 kHz to 20 MHz, V _{DD} = 3.3V		

Note 1: V_{DD} pin should be filtered with a 0.1 μF capacitor.

^{2:} Time to reach 90% of target V_{DD} . Power ramp must be monotonic.

^{3:} Input waveform must be monotonic with rise/fall time < 10 ms.

TEMPERATURE SPECIFICATIONS (Note 1)

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Temperature Ranges						
Operating Ambient Temperature Range	T _A	-40	_	+125	°C	_
Maximum Junction Temperature	TJ	_	_	+125	°C	_
Storage Temperature Range	T _S	-55	_	+150	°C	_
Lead Temperature	_	_	+260		°C	Soldering, 20 sec.

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

DSC150X/DSC152X

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Description
4	OE	Output Enabled: H = Output buffer Enabled, L = Disabled (High impedance): External pull-up recommended for normal operation.
T STB		Standby: H = Device is active, L = Device is in Standby (Both output buffer and PLL disabled): External pull-up recommended for normal operation.
2	GND	Ground
3	OUT	Oscillator clock output
4	VDD	Power Supply: 1.71V to 3.63V

3.0 TYPICAL PHASE NOISE PLOT




FIGURE 3-1: Typical Phase Noise @ 25°C, 100 MHz, 3.3V.

4.0 OUTPUT WAVEFORM




FIGURE 4-1: Output Waveform.

5.0 TEST CIRCUIT




FIGURE 5-1: Test Circuit.

DSC150X/DSC152X

6.0 TIMING DIAGRAMS




FIGURE 6-1: Start-Up Time.




FIGURE 6-2: Enable Time with Pin 1 Configured as Standby (STB).




FIGURE 6-3: Enable Time with Pin 1 Configured as OE.




FIGURE 6-4: Disable Time with Pin 1 Configured as OE.

As shown, the output Enable/Disable in OE mode (pin 1 configured as OE) happens at the clock falling edge while in Standby mode (pin 1 configured as STB) it happens asynchronously.

7.0 SOLDER REFLOW PROFILE




FIGURE 7-1: Solder Reflow Profile.

TABLE 7-1: SOLDER REFLOW

MSL 1 @ 250°C Refer to JSTD-020C						
Ramp-Up Rate (200°C to Peak Temp.)	3°C/sec. max.					
Preheat Time 150°C to 200°C	60 to 180 sec.					
Time Maintained above 217°C	60 to 150 sec.					
Peak Temperature	255°C to 260°C					
Time within 5°C of Actual Peak	20 to 40 sec.					
Ramp-Down Rate	−6°C/sec. max.					
Time 25°C to Peak Temperature	8 minutes max.					

DSC150X/DSC152X

8.0 FUNCTIONAL DESCRIPTION

The DSC150x/DSC152x are MEMS-based CMOS oscillators that combine excellent jitter and stability performance at a very low power over a wide range of supply voltage and temperature. The device operates from 2.3 MHz to 170 MHz with 2.5V and 3.3V supply voltage and from 2.3 MHz to 125 MHz with 1.8V supply voltage over -40°C to +125°C temperature range. It has four pins and comes in different industry-standard package sizes.

The standard DSC150x/DSC152x comes with standard output drive strength with optional low and high drive strengths (see Table 8-1). Low output drive strength offers slower edge rates for lower EMI interference.

TABLE 8-1: OUTPUT DRIVE STRENGTH

Device	CMOS Output Strength
DSC1501/21	LVCMOS Medium drive (2.5V/3.3V)
DSC1502/22	LVCMOS Standard drive (2.5V/3.3V)
DSC1503/23	LVCMOS Low drive (2.5V/3.3V)
DSC1504/24	LVCMOS Low drive (1.8V)
DSC1505/25	LVCMOS Standard drive (1.8V)

Pin 1 can be programmed to implement Enable function (OE) or Standby function (STB).

TABLE 8-2: ENABLE AND STANDBY FUNCTION

Control Pin (Pin 1) Definition							
P/N	Function	Pin 1 High	Pin 1 Low				
DSC150x	Standby	Active	Standby				
DSC152x	Enable/Disable	Enable	Disable				

Users can build the part with their desired output drive strength and pin 1 control pin options by using the ClockWorks Configurator online tool.

9.0 RECOMMENDED BOARD LAYOUT





FIGURE 9-1: Recommended Board Layout.

10.0 PACKAGING INFORMATION

10.1 Package Marking Information




Legend:	XXX	Product	CO	de o	r	custon	ner-spe	cific	infor	mation
	Υ	Year	code	(last		digit	of	caler	ıdar	year)
	YY	Year	code	(last	2	digits	of	cale	ndar	year)
	WW	Week	code	(week	of	Janua	ry 1	is	week	'01')
	SSS	Alphanu	meric			tracea	bility			code
	e 3	Pb-free	JEDI	$EC^{ ext{ ext{ iny E}}}$ c	lesiç	gnator	for	Matte	Tin	(Sn)
	*	•	•			e Pb-free ckaging fo			_)
	•, ▲ , ▼ mark).	Pin one	index is	identified	l by a	a dot, delt	a up, o	r delta	down (t	riangle

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.

4-Lead 2.0 mm × 1.6 mm Very Thin Fine Pitch Land Grid Array (VFLGA) Package Outline and Recommended Land Pattern [ASA]



4-Lead 2.0 mm × 1.6 mm Very Thin Fine Pitch Land Grid Array (VFLGA) Package Outline and Recommended Land Pattern [ASA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Dimension Limits			MAX
Number of Terminals	Ζ		4	
Terminal Pitch	е		1.55 BSC	
Terminal Pitch	e1		0.95 BSC	
Overall Height	Α	0.79	0.84	0.89
Standoff	A1	0.00	0.02	0.05
Substrate Thickness (with Terminals)	A3		0.20 REF	
Overall Length	D		2.00 BSC	
Overall Width	Е		1.60 BSC	
Terminal Width	b1	0.30	0.35	0.40
Terminal Width	b2	0.40	0.45	0.50
Terminal Length	Ĺ	0.50	0.55	0.60
Terminal 1 Index Chamfer	CH	-	0.15	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1200-ASA Rev E Sheet 2 of 2

4-Lead 2.0 mm × 1.6 mm Very Thin Fine Pitch Land Grid Array (VFLGA) Package Outline and Recommended Land Pattern [ASA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		1.55 BSC	
Contact Spacing	С		0.95	
Contact Width (X1)	X1			0.50
Contact Width (X3)	X2			0.40
Contact Pad Length (X4)	Υ			0.70
Space Between Contacts	G1	1.05		
Space Between Contacts	G2	0.25		
Space Between Contacts	Space Between Contacts G3			
Contact 1 Index Chamfer	CH	0.13 X 45° REF		

Notes:

Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-3200-ASA Rev E

4-Lead 2.5 mm × 2.0 mm Very Thin Land Grid Array (VLGA) Package Outline and Recommended Land Pattern [AUA]



4-Lead 2.5 mm × 2.0 mm Very Thin Land Grid Array (VLGA) Package Outline and Recommended Land Pattern [AUA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N		4		
Terminal Pitch	е		1.65 BSC		
Terminal Pitch	e1	1.25 BSC			
Overall Height	Α	0.79 0.84 0.8			
Standoff	A1	0.00 0.02 0.0			
Substrate Thickness (with Terminals)	A3		0.20 REF		
Overall Length	D		2.50 BSC		
Overall Width	E		2.00 BSC		
Terminal Width	b1	0.60	0.65	0.70	
Terminal Length	L	0.60 0.65 0.70			
Terminal 1 Index Chamfer	CH	-	0.225	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1202-AUA Rev C Sheet 2 of 2

4-Lead 2.5 mm × 2.0 mm Very Thin Land Grid Array (VLGA) Package Outline and Recommended Land Pattern [AUA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits			MAX
Contact Pitch	Contact Pitch E			
Contact Spacing	С			
Contact Width (X4)	Х			0.70
Contact Pad Length (X4)	Υ			0.80
Space Between Contacts (X2)	G1	0.95		
Space Between Contacts (X2)		0.45		
Contact 1 Index Chamfer	СН	0.13 X 45° REF		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-3202-AUA Rev C

4-Lead 3.2 mm × 2.5 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package Outline and Recommended Land Pattern [H4A]



4-Lead 3.2 mm × 2.5 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package Outline and Recommended Land Pattern [H4A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	
Number of Terminals	N		4		
Pitch	е	2.10 BSC			
Overall Height	Α	0.80 0.85 0.9			
Standoff	A1	0.00 0.02 0.0			
Overall Length	D	3.20 BSC			
Overall Width	E	2.50 BSC			
Terminal Width	b	0.85 0.90 0			
Terminal Length	L	0.70 0.80 0.9			
Terminal 1 Index Chamfer	CH	0.25 REF			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1006-H4A Rev C Sheet 2 of 2

4-Lead 3.2 mm × 2.5 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package Outline and Recommended Land Pattern [H4A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			S
Dimension	Dimension Limits			MAX
Contact Pitch	Е		2.10 BSC	
Contact Pad Spacing	С		1.80	
Contact Pad Width (X4)				0.90
Contact Pad Length (X4)				1.00
Contact 1 Index Chamfer		0.20 REF		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M $\,$

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-3006-H4A Rev C

4-Lead 5.0 mm × 3.2 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package Outline and Recommended Land Pattern [H6A]



4-Lead 5.0 mm × 3.2 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package Outline and Recommended Land Pattern [H6A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	N		4		
Pitch	е		2.54 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Length	D	5.00 BSC			
Overall Width	Е	3.20 BSC			
Terminal Width	b	1.15	1.20	1.25	
Terminal 1 Tab	b1		0.10 REF		
Terminal Length	L	0.80	0.90	1.00	
Terminal Pull Back	L1	0.10 REF			
Terminal 1 Tab	L2	0.20 REF			
Terminal 1 Chamfer	CH	0.25 REF			
Terminal Spacing	K		1.20 REF	·	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1008-H6A Rev C Sheet 2 of 2

4-Lead 5.0 mm × 3.2 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package Outline and Recommended Land Pattern [H6A]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension	MIN	NOM	MAX	
Contact Pitch	E		2.54	
Contact Pad Spacing	С		2.00	
Contact Pad Width (X4)	X1			1.40
Contact Pad Length (X4)	Y1			
Contact Pad to Center Pad (X2)	G1	1.00		1.10
Contact Pad to Contact Pad (X2)	G2	1.14		
Terminal 1 Contact Pad Chamfer	CH		0.30	


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-3008 Rev C

4-Lead 7.0 mm × 5.0 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package with 2.2 mm × 3.5 mm Exposed Pad Package Outline and Recommended Land Pattern [JZA]



4-Lead 7.0 mm \times 5.0 mm \times 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package with 2.2 mm \times 3.5 mm Exposed Package Outline and Recommended Land Pattern [JZA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX		
Number of Terminals	N		004			
Pitch	е		5.08 Ref			
Overall Height	Α	0.80	0.85	0.90		
Standoff	A1	0.00	-	0.05		
Terminal Thickness	A3	0.203 Ref				
Overall Length	D	6.90 7.00 7.10				
Exposed Pad Length	D2	2.10	2.20	2.30		
Overall Width		4.90	5.00	5.10		
Exposed Pad Width E2		3.40	3.50	3.60		
Terminal Width b		1.35	1.40	1.45		
Terminal Length	L	1.10	1.20	1.30		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the pin 1 area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-1025-JZA Rev B Sheet 2 of 2

4-Lead 7.0 mm × 5.0 mm × 0.9 mm Very Thin Dual Flatpack (VDFN) No-Lead Package with 2.2 mm × 3.5 mm Exposed Pad Package Outline and Recommended Land Pattern [JZA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Optional Center Pad Width	X2			2.30	
Optional Center Pad Length	Y2			3.60	
Contact Pad Spacing	C1		5.08		
Contact Pad Spacing			3.90		
Contact Pad Width (Xnn)	X1			1.50	
Contact Pad Length (Xnn)	Y1			1.30	
Contact Pad to Center Pad (Xnn)	G1	0.69			
Thermal Via Diameter			0.33		
Thermal Via Pitch	EV		1.20		

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-3025-JZA Rev B

DSC150X/DSC152X **NOTES:**

APPENDIX A: REVISION HISTORY

Revision C (May 2025)

- Made correction to the Conditions cell for the Supply Current row in the Electrical Characteristics table.
- Removed "A, J and M Package options only" from Frequency Stability row on the Product Identification System page.
- Added "For AEC-Q Qualified, refer to DSA150x/ DSA152x Product Family" note to Features section on first page and to footnotes on PIS page.

Revision B (December 2024)

Added information for two additional VDFN package options (3.2 mm × 2.5 mm and 5.0 mm × 3.2 mm) throughout the data sheet.

Revision A (June 2021)

 Initial release of DSC150x/DSC152x as Microchip data sheet DS20006516A. DSC150X/DSC152X

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	X	X	X	X	X		<u>X</u>		<u>-XXX</u>	XXXXX		<u>X</u>
Device	Control Pin	Output Drive Strength	Package	Temperature	Stabilit	y F	Revis	ion O	utput F	requency		edia /pe
Device:	DSC15:	Low-Pow Oscillato		CMOS MEMS		a) DS	ples: C1521 0000:	ML3A-	Lead 2	DE, CMOS N 2.0 mm × 1.6 Temperatur	3 mm,	–40°C to
Control Pin:	0 = 2 =		unction (STB sable Functio				C1502 0000T:		±20 pp Pin1 S	pm, 50 MHz STB, CMOS 2.5 mm × 2.0	Bulk. Stand	ard Drive, 4
Output Drive Strength:		LVCMOS LVCMOS LVCMOS	Medium Drive Standard Driv Low Drive (2. Low Drive (1. Standard Driv	ve (2.5V.3.3V) 5V.3.3V) 8V)			1:	Tape a catalog	85°C 100 M nd Reel part nui for orde	Temperature IHz, 1,000 R identifier onl mber descrip ering purpose device packa	Rangeel. y apportion. es and	e, ±50 ppm, ears in the This identifie I is not
Package:	A = B = C = J = M =	5.0 mm × 3.2 mm × 2.5 mm ×	5.0 mm 4-Lea 3.2 mm 4-Lea 2.5 mm 4-Lea 2.0 mm 4-Lea 1.6 mm 4-Lea	ad VDFN ad VDFN ad VLGA			2:	your M ability v For AE	icrochip vith the ⁻ C-Q Qua	Sales Office Tape and Re alified, refer uct Family	for pa	ackage avail ion.
Temperature:	E = = L = A =	–40°C to - –40°C to -	+85°C (Indust	nded Industrial)								
Frequency Stability:	1 = 2 = 3 =	±50 ppm ±25 ppm ±20 ppm										
Revision:	A =	Revision A	A									
Output Frequency	xxMxxxxx		MHz to 99.99	999 MHz								
Media Type:	 T = B =		be for Other F	mm × 1.6 mm Pack Packages	kage							

Please visit the Microchip ClockWorks Configurator® website to configure the part number for customized frequency select settings.

http://clockworks.microchip.com/timing

DSC150X	/DSC152	X		
NOTES:				

Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.

ISBN: 979-8-3371-1337-1

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code.
 Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.