

Si5345 EVALUATION BOARD USER'S GUIDE

Description

The Si5345-EVB is used for evaluating the Si5345 Any-Frequency, Any-Output, Jitter-Attenuating Clock Multiplier. The Si5345 combines 4th generation DSPLL and Multisynth™ technologies to enable any-frequency clock generation for applications that required the highest level of jitter performance. The Si5345-EVB has 4 independent input clocks and 10 independent output clocks. The Si5345-EVB can be controlled and configured using the Clock Builder Pro™ (CB Pro™) software tool.

EVB Features

- Powered from USB port or external power supply.
- Onboard 48 MHz XTAL or Reference SMA Inputs allow holdover mode of operation on the Si5345.
- CBProTM GUI programmable V_{DD} supply allows device to operate from 3.3, 2.5, or 1.8 V.
- CBPro GUI programmable V_{DDO} supplies allow each of the 10 outputs to have its own power supply voltage selectable from 3.3, 2.5, or 1.8 V.
- CBPro GUI-controlled voltage, current, and power measurements of V_{DD} and all V_{DDO} supplies.
- Status LEDs for power supplies and control/status signals of Si5345.
- SMA connectors for input clocks, output clocks, and optional external timing reference clock.



Figure 1. Si5345 Evaluation Board

1. Functional Block Diagram

Below is a functional block diagram of the Si5345-EVB. This EVB can be connected to a PC via the main USB connector for programming, control, and monitoring. See section "3. Quick Start" or section "10.3. Overview of ClockBuilderPro Applications" for more information.




Figure 2. Si5345-EVB Functional Block Diagram



2. Si5345-EVB Support Documentation and ClockBuilderPro™ Software

All Si5345 schematics, BOMs, User's Guides, and software can be found online at the following link: http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

3. Quick Start

- 1. Install ClockBuilderPro desktop software from http://www.silabs.com/CBPro.
- 2. Connect a USB cable from Si5345-EVB to the PC where the software was installed.
- 3. Leave the jumpers as installed from the factory, and launch the ClockBuilderPro software.
- 4. You can use ClockBuilderPro to create, download, and run a frequency plan on the Si5345-EVB.
- 5. For the Si5345 data sheet, go to http://www.silabs.com/timing.

4. Jumper Defaults

Si5345 EVB Jumper Defaults								
Location	Туре	I = Installed		Location	Туре	I = Installed		
		0 = Open				0 = Open		
JP1	2 pin	0		JP23	2 pin	0		
JP2	2 pin	I		JP24	2 pin	0		
JP3	2 pin	0		JP25	2 pin	0		
JP4	2 pin	1		JP26	2 pin	0		
JP5	2 pin	1		JP27	2 pin	0		
JP6	2 pin	I		JP28	2 pin	0		
JP7	2 pin	I		JP29	2 pin	0		
JP8	2 pin	0		JP30	2 pin	0		
JP9	2 pin	0		JP31	2 pin	0		
JP10	2 pin	I		JP32	2 pin	0		
JP13	2 pin	0		JP33	2 pin	0		
JP14	2 pin	1		JP34	2 pin	0		
JP15	3 pin	1 to 2		JP35	2 pin	0		
JP16	3 pin	1 to 2		JP36	2 pin	0		
JP17	2 pin	0		JP38	3 pin	all open		
JP18	2 pin	0		JP39	2 pin	0		
JP19	2 pin	0		JP40	2 pin	0		
JP20	2 pin	0		JP41	2 pin	0		
JP21	2 pin	0						
JP22	2 pin	0		J36	5x2 Hdr	All 5 installed		

Refer to the Si5345 EVB schematics for the functionality associated with each jumper.



5. Status LEDs

Si5345 EVB Status LEDs							
Location	Silkscreen	Color	Status Function Indication				
D27	5VUSBMAIN	Blue	Main USB +5 V present				
D22	3P3V	Blue	DUT +3.3 V is present				
D26	VDD DUT	Blue	DUT VDD voltage present				
D25	INTR	Red	MCU INTR (Interrupt) active				
D21	READY	Green	MCU Ready				
D24	BUSY	Green	MCU Busy				

D27, D22, and D26 are illuminated when USB +5 V, Si5345 +3.3 V, and Si5345 V_{DD} supply voltages, respectively, are present. D25, D21, and D24 are status LEDs showing on-board MCU activity.




Figure 3. Status LEDs



6. External Reference Input (XA/XB)

An external reference (XTAL) is used in combination with the internal oscillator to produce an ultra-low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. The Si5345-EVB can also accommodate an external reference clock instead of a crystal. To evaluate the device with a REFCLK, C111 and C113 must be populated and the XTAL removed (see Figure 4 below). The REFCLK can then be supplied to J39 and J40.




Figure 4. External Reference Input Circuit



7. Clock Input Circuits (INx/INxB)

The Si5345-EVB has eight SMA connectors (IN0, IN0B–IN3, IN3B) for receiving external clock signals. All input clocks are terminated as shown in Figure 5 below. Note input clocks are AC coupled and 50 ohm terminated. This represents 4 differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5345 data sheet.




Figure 5. Input Clock Termination Circuit

8. Clock Output Circuits (OUTx/OUTxB)

Each of the twenty output drivers (10 differential pairs) is AC coupled to its respective SMA connector. The output clock termination circuit is shown in Figure 6 below. The output signal will have no dc bias. If DC coupling is required, the AC coupling capacitors can be replaced with a resistor of appropriate value. The Si5345-EVB provides pads for optional output termination resistors and/or low frequency capacitors. Note that components with schematic "NI" designation are not normally populated on the Si5345-EVB and provide locations on the PCB for optional DC/AC terminations by the end user.




Figure 6. Output Clock Termination Circuit



9. Installing ClockBuilderPro (CBPro) Desktop Software

To install the CBOPro software on any Windows 7 (or above) PC:

Go to http://www.silabs.com/CBPro and download ClockBuilderPro software.

Installation instructions and User's Guide for ClockBuilderPro can be found at the download link shown above. Please follow the instructions as indicated.

10. Using the Si5345 EVB

10.1. Connecting the EVB to Your Host PC

Once ClockBuilderPro software is installed, connect to the EVB with a USB cable as shown below.




Figure 7. EVB Connection Diagram

10.2. Additional Power Supplies

Although additional power (besides the power supplied by the host PC's USB port) is not needed for most configurations, two additional +5 VDC power supplies (MAIN and AUX) can be connected to J33 and J34 (located on the bottom of the board, near the USB connector). Refer to the Si5345-EVB schematic for details.

The Si5345-EB comes pre-configured with jumpers installed at JP15 and JP16 (pins 1-2 in both cases) in order to select "USB". These jumpers, together with the components installed, configure the evaluation board to obtain all +5 V power solely through the main USB connector at J37. This setup is the default configuration and should normally be sufficient.

The general guidelines for single USB power supply operation are listed below:

- Use either a USB 3.0 or USB 2.0 port. These ports are specified to supply 900 mA and 500 mA respectively at +5 V.
- If you are working with a USB 2.0 port and you are current limited, turn off enough DUT output voltage regulators to drop the total DUT current ≤ 470 mA. (Note: USB 2.0 ports may supply > 500 mA. Provided the nominal +5 V drops gracefully by less than 10%, the EVB will still work.)
- If you are working with a USB 2.0 and you are current limited and need all output clock drivers enabled, re-configure the EVB to drive the DUT output voltage regulators from an external +5 V power supply as follows:
 - Connect external +5 V power supply to terminal block J33 on the back side of the PCB.
 - Move the jumper at JP15 from pins 1-2 USB to pins 2-3 EXT.



10.3. Overview of ClockBuilderPro Applications

The ClockBuilderPro installer will install two main applications:



Figure 8. Application #1: ClockbuilderPro Wizard

Use the CBPro Wizard to:

- Create a new design
- Review or edit an existing design
- Export: create in-system programming




Figure 9. Application #2: EVB GUI

Use the EVB GUI to:

- Download configuration to EVB's DUT (Si5345)
- Control the EVB's regulators
- Monitor voltage, current, power on the EVB



10.4. Common ClockBuilderPro Work Flow Scenarios

There are three common workflow scenarios when using CBPro and the Si5345 EVB. These workflow scenarios are:

- Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration
- Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration
- Workflow Scenario #3: Testing a User-Created Device Configuration

Each is described in more detail in the following sections.

10.5. Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows.

Once the PC and EVB are connected, launch ClockBuilder Pro by clicking on this icon on your PC's desktop.



Figure 10. ClockBuilderPro Desktop Icon

If an EVB is detected, click on the "Open Default Plan" button on the Wizard's main menu. CBPro automatically detects the EVB and device type.



Figure 11. Open Default Plan

Once you open the default plan (based on your EVB model number), a popup will appear.



Figure 12. Write Design to EVB Dialog



Select "Yes" to write the default plan to the Si5345 device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.



Figure 13. Writing Design Status

After CBPro writes the default plan to the EVB, click on "Open EVB GUI" as shown below.




Figure 14. Open EVB GUI

The EVB GUI will appear. Note all power supplies will be set to the values defined in the device's default CBPro project file created by Silicon Labs, as shown below.



Figure 15. EVB GUI Window



10.5.1. Verify Free-Run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the Read All button highlighted above and then reviewing the voltage, current and power readings for each VDDx supply.

Note: Shutting "Off" then "On" of the VDD and VDDA supplies will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select "Write Design to EVB":




Figure 16. Write Design to EVB

Failure to do the step above will cause the device to read in a pre-programmed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running to free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on View Design Report as highlighted below.




Figure 17. View Design Report



Si5345-EVB

Your configuration's design report will appear in a new window, as shown below. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.




Figure 18. Design Report Window

10.5.2. Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.



10.6. Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration

To modify the "default" configuration using the CBPro Wizard, click on Edit Configuration with Wizard:




Figure 19. Edit Configuration with Wizard

You will now be taken to the Wizard's step-by-step menus to allow you to change any of the default plan's operating configurations.




Figure 20. Design Wizard



Si5345-EVB

Note you can click on the icon on the lower left hand corner of the menu to confirm if your frequency plan is valid. After making your desired changes, you can click on Write to EVB to update the DUT to reconfigure your device real-time. The Design Write status window will appear each time you make a change.



Figure 21. Writing Design Status

10.7. Workflow Scenario #3: Testing a User-Created Device Configuration

To test a previously created user configuration, open the CBPro Wizard by clicking on the icon on your desktop and then selecting Open Design Project File.



Figure 22. Open Design Project File



Locate your CBPro design file (*.slabtimeproj or *.sitproj file).design file in the Windows file browser.




Figure 23. Browse to Project File

Select Yes when the WRITE DESIGN to EVB popup appears:



Figure 24. Write Design to EVB Dialog

The progress bar will be launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.



15

10.8. Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting Export as shown below:




Figure 25. Export Register Map File

You can now write your device's complete configuration to file formats suitable for in-system programming.




Figure 26. Export Settings



11. Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

Note: Writing to the device non-volatile memory (OTP) is **NOT** the same as writing a configuration into the Si5345 using ClockBuilderPro on the Si5345 EVB. Writing a configuration into the EVB from ClockBuilderPro is done using Si5345 RAM space and can be done virtually unlimited numbers of times. Writing to OTP is limited as described below.

Refer to the Si534x/8x Family Reference Manuals and device data sheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can be programmed a maximum of **two** times only. Care must be taken to ensure the configuration desired is valid when choosing to write to OTP.

12. Si5345-EVB Schematic, Layout, and Bill of Materials (BOM)

The Si5345 EVB Schematic, Layout, and Bill of Materials (BOM) can be found online at: http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

Note: Please be aware that the Si5345-EVB schematic is in **OrCad Capture** *hierarchical format* and not in a typical "flat" schematic format.



Si5345-EVB

CONTACT INFORMATION

Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

