

EFM8 Busy Bee 1 MCU

EFM8BB1 Data Sheet


The EFM8BB1, part of the Busy Bee family of MCUs, provides 8-bit microcontrollers with a comprehensive feature set in small packages. With an efficient 8-bit core, high performance analog and digital peripherals in a small form package, the EFM8BB1 is designed for area-constrained applications.

The priority Crossbar enables the EFM8BB1 devices to operate in small packages by assigning only the desired peripherals to pins in a pre-defined order to eliminate pin conflicts. The EFM8BB1 has a 12-bit ADC, precision oscillators, comparators, temperature sensor, and voltage reference. The EFM8BB1 creates its own class of high value and efficiency with 8, 4, or 2 kB flash sizes coupled with up to 512-byte RAM. The EFM8BB1 is available in a 3 x 3 mm 20-pin QFN as well as hand solderable 24-pin QSOP and 16-pin SOIC packages.

For more details on the peripherals available on the device, see the System Overview chapter.

KEY FEATURES

- Pipelined 8-bit 8051 MCU Core with 25 MHz maximum operating frequency
- One 12-bit ADC and two analog comparators support flexible input configuration
- Internal 24.5 MHz oscillator accurate to $\pm 2\%$ over supply and temperature enables crystal-less communications
- 3-channel PWM / PCA with special hardware kill/safe state capability
- Four 16-bit general-purpose timers
- UART, SPI and SMBus/I2C serial communications



Lowest power mode with the peripheral available as a wakeup source:

■ Normal ■ Idle

Table of Contents

| | |
|--|-----------|
| 1. Electrical Specifications | 1 |
| 1.1 Electrical Characteristics | 1 |
| 1.2 Thermal Conditions | 8 |
| 1.3 Absolute Maximum Ratings | 8 |
| 1.4 Typical Performance Curves | 9 |
| 2. System Overview | 13 |
| 2.1 Introduction | 13 |
| 2.2 Power | 14 |
| 2.3 I/O | 15 |
| 2.4 Clocking | 15 |
| 2.5 Counters/Timers and PWM | 15 |
| 2.6 Communications and Other Digital Peripherals | 16 |
| 2.7 Analog | 17 |
| 2.8 Reset Sources | 18 |
| 2.9 Debugging | 18 |
| 3. Ordering Information | 19 |
| 4. Pin Definitions | 20 |
| 4.1 EFM8BB1x-QSOP24 Pin Definitions | 20 |
| 4.2 EFM8BB1x-QFN20 Pin Definitions | 23 |
| 4.3 EFM8BB1x-SOIC16 Pin Definitions | 26 |
| 5. QSOP24 Package Specifications | 28 |
| 5.1 QSOP24 Package Dimensions | 28 |
| 5.2 QSOP24 PCB Land Pattern | 30 |
| 6. QFN20 Package Specifications | 31 |
| 6.1 QFN20 Package Dimensions | 31 |
| 6.2 QFN20 PCB Land Pattern | 33 |
| 7. SOIC16 Package Specifications | 35 |
| 7.1 SOIC16 Package Dimensions | 35 |
| 7.2 SOIC16 PCB Land Pattern | 37 |

1. Electrical Specifications

1.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in [Table 1.1 Recommended Operating Conditions on page 1](#), unless stated otherwise.

Table 1.1. Recommended Operating Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|----------------------------------|---------------------|----------------|-----|-----|-----|------|
| Operating Supply Voltage on VDD | V _{DD} | | 2.2 | — | 3.6 | V |
| System Clock Frequency | f _{SYSCLK} | | 0 | — | 25 | MHz |
| Operating Ambient Temperature | T _A | | −40 | — | 85 | °C |
| All voltages with respect to GND | | | | | | |

Table 1.2. Power Consumption

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------|--|-----|------|------|------|
| Digital Core Supply Current | | | | | | |
| Normal Mode—Full speed with code executing from flash | I _{DD} | F _{SYSCLK} = 24.5 MHz ² | — | 4.45 | 4.85 | mA |
| | | F _{SYSCLK} = 1.53 MHz ² | — | 915 | 1150 | μA |
| | | F _{SYSCLK} = 80 kHz ³ , T _A = 25 °C | — | 250 | 290 | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 250 | 380 | μA |
| Idle Mode—Core halted with peripherals running | I _{DD} | F _{SYSCLK} = 24.5 MHz ² | — | 2.05 | 2.3 | mA |
| | | F _{SYSCLK} = 1.53 MHz ² | — | 550 | 700 | μA |
| | | F _{SYSCLK} = 80 kHz ³ , T _A = 25 °C | — | 125 | 130 | μA |
| | | F _{SYSCLK} = 80 kHz ³ | — | 125 | 200 | μA |
| Stop Mode—Core halted and all clocks stopped, Internal LDO On, Supply monitor off. | I _{DD} | T _A = 25 °C | — | 105 | 120 | μA |
| | | T _A = −40 to +85 °C | — | 105 | 170 | μA |
| Shutdown Mode—Core halted and all clocks stopped, Internal LDO Off, Supply monitor off. | I _{DD} | | — | 0.2 | — | μA |
| Analog Peripheral Supply Currents | | | | | | |
| High-Frequency Oscillator | I _{HFOSC} | Operating at 24.5 MHz, T _A = 25 °C | — | 155 | — | μA |
| Low-Frequency Oscillator | I _{LFOSC} | Operating at 80 kHz, T _A = 25 °C | — | 3.5 | — | μA |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------------|---|-----|-----|------|------|
| ADC0 Always-on ⁴ | I _{ADC} | 800 ksps, 10-bit conversions or 200 ksps, 12-bit conversions Normal bias settings V _{DD} = 3.0 V | — | 845 | 1200 | μA |
| | | 250 ksps, 10-bit conversions or 62.5 ksps 12-bit conversions Low power bias settings V _{DD} = 3.0 V | — | 425 | 580 | μA |
| ADC0 Burst Mode, 10-bit single conversions, external reference | I _{ADC} | 200 ksps, V _{DD} = 3.0 V | — | 370 | — | μA |
| | | 100 ksps, V _{DD} = 3.0 V | — | 185 | — | μA |
| | | 10 ksps, V _{DD} = 3.0 V | — | 19 | — | μA |
| ADC0 Burst Mode, 10-bit single conversions, internal reference, Low power bias settings | I _{ADC} | 200 ksps, V _{DD} = 3.0 V | — | 490 | — | μA |
| | | 100 ksps, V _{DD} = 3.0 V | — | 245 | — | μA |
| | | 10 ksps, V _{DD} = 3.0 V | — | 23 | — | μA |
| ADC0 Burst Mode, 12-bit single conversions, external reference | I _{ADC} | 100 ksps, V _{DD} = 3.0 V | — | 530 | — | μA |
| | | 50 ksps, V _{DD} = 3.0 V | — | 265 | — | μA |
| | | 10 ksps, V _{DD} = 3.0 V | — | 53 | — | μA |
| ADC0 Burst Mode, 12-bit single conversions, internal reference | I _{ADC} | 100 ksps, V _{DD} = 3.0 V, Normal bias | — | 950 | — | μA |
| | | 50 ksps, V _{DD} = 3.0 V, Low power bias | — | 420 | — | μA |
| | | 10 ksps, V _{DD} = 3.0 V, Low power bias | — | 85 | — | μA |
| Internal ADC0 Reference, Always-on ⁵ | I _{VREFFS} | Normal Power Mode | — | 680 | 790 | μA |
| | | Low Power Mode | — | 160 | 210 | μA |
| Temperature Sensor | I _{TSENSE} | | — | 75 | 120 | μA |
| Comparator 0 (CMP0), Comparator 1 (CMP1) | I _{CMP} | CPMD = 11 | — | 0.5 | — | μA |
| | | CPMD = 10 | — | 3 | — | μA |
| | | CPMD = 01 | — | 10 | — | μA |
| | | CPMD = 00 | — | 25 | — | μA |
| Voltage Supply Monitor (VMON0) | I _{VMON} | | — | 15 | 20 | μA |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes supply current from internal regulator, supply monitor, and High Frequency Oscillator.
3. Includes supply current from internal regulator, supply monitor, and Low Frequency Oscillator.
4. ADC0 always-on power excludes internal reference supply current.
5. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.

Table 1.3. Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-------------------|---|------|-------|------|------|
| V _{DD} Supply Monitor Threshold | V _{VDDM} | | 1.85 | 1.95 | 2.1 | V |
| Power-On Reset (POR) Threshold | V _{POR} | Rising Voltage on V _{DD} | — | 1.4 | — | V |
| | | Falling Voltage on V _{DD} | 0.75 | — | 1.36 | V |
| V _{DD} Ramp Time | t _{RMP} | Time to V _{DD} ≥ 2.2 V | 10 | — | — | μs |
| Reset Delay from POR | t _{POR} | Relative to V _{DD} ≥ V _{POR} | 3 | 10 | 31 | ms |
| Reset Delay from non-POR source | t _{RST} | Time between release of reset source and code execution | — | 39 | — | μs |
| RST Low Time to Generate Reset | t _{RSTL} | | 15 | — | — | μs |
| Missing Clock Detector Response Time (final rising edge to reset) | t _{MCD} | F _{SYSClk} > 1 MHz | — | 0.625 | 1.2 | ms |
| Missing Clock Detector Trigger Frequency | F _{MCD} | | — | 7.5 | 13.5 | kHz |
| V _{DD} Supply Monitor Turn-On Time | t _{MON} | | — | 2 | — | μs |

Table 1.4. Flash Memory

| Parameter | Symbol | Test Condition | Min | Typ | Max | Units |
|---|--------------------|---|-----|------|-----|--------|
| Write Time ^{1,2} | t _{WRITE} | One Byte, F _{SYSClk} = 24.5 MHz | 19 | 20 | 21 | μs |
| Erase Time ^{1,2} | t _{ERASE} | One Page, F _{SYSClk} = 24.5 MHz | 5.2 | 5.35 | 5.5 | ms |
| V _{DD} Voltage During Programming ³ | V _{PROG} | | 2.2 | — | 3.6 | V |
| Endurance (Write/Erase Cycles) | N _{WE} | | 20k | 100k | — | Cycles |

Note:

- Does not include sequencing time before and after the write/erase operation, which may be multiple SYSClk cycles.
- The internal High-Frequency Oscillator has a programmable output frequency using the HFO0CAL register, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
- Flash can be safely programmed at any voltage above the supply monitor threshold (V_{VDDM}).
- Data Retention Information is published in the Quarterly Quality and Reliability Report.

Table 1.5. Internal Oscillators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|------------------------|-----------------------------------|-----|------|-----|--------|
| High Frequency Oscillator 0 (24.5 MHz) | | | | | | |
| Oscillator Frequency | f _{HFO0SC0} | Full Temperature and Supply Range | 24 | 24.5 | 25 | MHz |
| Power Supply Sensitivity | PSS _{HFO0SC0} | T _A = 25 °C | — | 0.5 | — | %/V |
| Temperature Sensitivity | TS _{HFO0SC0} | V _{DD} = 3.0 V | — | 40 | — | ppm/°C |
| Low Frequency Oscillator (80 kHz) | | | | | | |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------------------|---------------|-----------------------------------|-----|------|-----|-----------------------|
| Oscillator Frequency | f_{LFOSC} | Full Temperature and Supply Range | 75 | 80 | 85 | kHz |
| Power Supply Sensitivity | PSS_{LFOSC} | $T_A = 25\text{ }^\circ\text{C}$ | — | 0.05 | — | %/V |
| Temperature Sensitivity | TS_{LFOSC} | $V_{DD} = 3.0\text{ V}$ | — | 65 | — | ppm/ $^\circ\text{C}$ |

Table 1.6. External Clock Input

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-------------|----------------|-----|-----|-----|------|
| External Input CMOS Clock Frequency (at EXTCLK pin) | f_{CMOS} | | 0 | — | 25 | MHz |
| External Input CMOS Clock High Time | t_{CMOSH} | | 18 | — | — | ns |
| External Input CMOS Clock Low Time | t_{CMOSL} | | 18 | — | — | ns |

Table 1.7. ADC

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------------------|------------|--|-----|-----|-------------|---------------|
| Resolution | N_{bits} | 12 Bit Mode | 12 | | | Bits |
| | | 10 Bit Mode | 10 | | | Bits |
| Throughput Rate (High Speed Mode) | f_S | 12 Bit Mode | — | — | 200 | ksps |
| | | 10 Bit Mode | — | — | 800 | ksps |
| Throughput Rate (Low Power Mode) | f_S | 12 Bit Mode | — | — | 62.5 | ksps |
| | | 10 Bit Mode | — | — | 250 | ksps |
| Tracking Time | t_{TRK} | High Speed Mode | 230 | — | — | ns |
| | | Low Power Mode | 450 | — | — | ns |
| Power-On Time | t_{PWR} | | 1.2 | — | — | μs |
| SAR Clock Frequency | f_{SAR} | High Speed Mode, Reference is 2.4 V internal | — | — | 6.25 | MHz |
| | | High Speed Mode, Reference is not 2.4 V internal | — | — | 12.5 | MHz |
| | | Low Power Mode | — | — | 4 | MHz |
| Conversion Time | t_{CNV} | 10-Bit Conversion, SAR Clock = 12.25 MHz, System Clock = 24.5 MHz. | 1.1 | | | μs |
| Sample/Hold Capacitor | C_{SAR} | Gain = 1 | — | 5 | — | pF |
| | | Gain = 0.5 | — | 2.5 | — | pF |
| Input Pin Capacitance | C_{IN} | | — | 20 | — | pF |
| Input Mux Impedance | R_{MUX} | | — | 550 | — | Ω |
| Voltage Reference Range | V_{REF} | | 1 | — | V_{DD} | V |
| Input Voltage Range* | V_{IN} | Gain = 1 | 0 | — | V_{REF} | V |
| | | Gain = 0.5 | 0 | — | $2xV_{REF}$ | V |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------------|--|-----|-------|-------|--------|
| Power Supply Rejection Ratio | PSRR _{ADC} | | — | 70 | — | dB |
| DC Performance | | | | | | |
| Integral Nonlinearity | INL | 12 Bit Mode | — | ±1 | ±2.3 | LSB |
| | | 10 Bit Mode | — | ±0.2 | ±0.6 | LSB |
| Differential Nonlinearity (Guaranteed Monotonic) | DNL | 12 Bit Mode | -1 | ±0.7 | 1.9 | LSB |
| | | 10 Bit Mode | — | ±0.2 | ±0.6 | LSB |
| Offset Error | E _{OFF} | 12 Bit Mode, V _{REF} = 1.65 V | -3 | 0 | 3 | LSB |
| | | 10 Bit Mode, V _{REF} = 1.65 V | -2 | 0 | 2 | LSB |
| Offset Temperature Coefficient | TC _{OFF} | | — | 0.004 | — | LSB/°C |
| Slope Error | E _M | 12 Bit Mode | — | ±0.02 | ±0.1 | % |
| | | 10 Bit Mode | — | ±0.06 | ±0.24 | % |
| Dynamic Performance 10 kHz Sine Wave Input 1dB below full scale, Max throughput, using AGND pin | | | | | | |
| Signal-to-Noise | SNR | 12 Bit Mode | 61 | 66 | — | dB |
| | | 10 Bit Mode | 53 | 60 | — | dB |
| Signal-to-Noise Plus Distortion | SNDR | 12 Bit Mode | 61 | 66 | — | dB |
| | | 10 Bit Mode | 53 | 60 | — | dB |
| Total Harmonic Distortion (Up to 5th Harmonic) | THD | 12 Bit Mode | — | 71 | — | dB |
| | | 10 Bit Mode | — | 70 | — | dB |
| Spurious-Free Dynamic Range | SFDR | 12 Bit Mode | — | -79 | — | dB |
| | | 10 Bit Mode | — | -74 | — | dB |
| Note: | | | | | | |
| 1. Absolute input pin voltage is limited by the V _{DD} supply. | | | | | | |

Table 1.8. Voltage Reference

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-----------------------|--|------|------|------|--------|
| Internal Fast Settling Reference | | | | | | |
| Output Voltage (Full Temperature and Supply Range) | V _{REFFS} | 1.65 V Setting | 1.62 | 1.65 | 1.68 | V |
| | | 2.4 V Setting, V _{DD} ≥ 2.6 V | 2.35 | 2.4 | 2.45 | V |
| Temperature Coefficient | TC _{REFFS} | | — | 50 | — | ppm/°C |
| Turn-on Time | t _{REFFS} | | — | — | 1.5 | µs |
| Power Supply Rejection | PSRR _{REFFS} | | — | 400 | — | ppm/V |
| External Reference | | | | | | |
| Input Current | I _{EXTREF} | Sample Rate = 800 ksps; V _{REF} = 3.0 V | — | 5 | — | µA |

Table 1.9. Temperature Sensor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---------------|------------------|-----------------------|-----|------|-----|-------|
| Offset | V _{OFF} | T _A = 0 °C | — | 757 | — | mV |
| Offset Error* | E _{OFF} | T _A = 0 °C | — | 17 | — | mV |
| Slope | M | | — | 2.85 | — | mV/°C |
| Slope Error* | E _M | | — | 70 | — | μV/°C |
| Linearity | | | — | 0.5 | — | °C |
| Turn-on Time | | | — | 1.8 | — | μs |

Note:
1. Represents one standard deviation from the mean.

Table 1.10. Comparators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|--------------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00 (Highest Speed) | t _{RESP0} | +100 mV Differential | — | 100 | — | ns |
| | | -100 mV Differential | — | 150 | — | ns |
| Response Time, CPMD = 11 (Lowest Power) | t _{RESP3} | +100 mV Differential | — | 1.5 | — | μs |
| | | -100 mV Differential | — | 3.5 | — | μs |
| Positive Hysteresis Mode 0 (CPMD = 00) | HYS _{CP+} | CPHYP = 00 | — | 0.4 | — | mV |
| | | CPHYP = 01 | — | 8 | — | mV |
| | | CPHYP = 10 | — | 16 | — | mV |
| | | CPHYP = 11 | — | 32 | — | mV |
| Negative Hysteresis Mode 0 (CPMD = 00) | HYS _{CP-} | CPHYN = 00 | — | -0.4 | — | mV |
| | | CPHYN = 01 | — | -8 | — | mV |
| | | CPHYN = 10 | — | -16 | — | mV |
| | | CPHYN = 11 | — | -32 | — | mV |
| Positive Hysteresis Mode 1 (CPMD = 01) | HYS _{CP+} | CPHYP = 00 | — | 0.5 | — | mV |
| | | CPHYP = 01 | — | 6 | — | mV |
| | | CPHYP = 10 | — | 12 | — | mV |
| | | CPHYP = 11 | — | 24 | — | mV |
| Negative Hysteresis Mode 1 (CPMD = 01) | HYS _{CP-} | CPHYN = 00 | — | -0.5 | — | mV |
| | | CPHYN = 01 | — | -6 | — | mV |
| | | CPHYN = 10 | — | -12 | — | mV |
| | | CPHYN = 11 | — | -24 | — | mV |
| Positive Hysteresis Mode 2 (CPMD = 10) | HYS _{CP+} | CPHYP = 00 | — | 0.7 | — | mV |
| | | CPHYP = 01 | — | 4.5 | — | mV |
| | | CPHYP = 10 | — | 9 | — | mV |
| | | CPHYP = 11 | — | 18 | — | mV |

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------|------------------------|-------|------|-----------------------|-------|
| Negative Hysteresis Mode 2 (CPMD = 10) | HYS _{CP-} | CPHYN = 00 | — | -0.6 | — | mV |
| | | CPHYN = 01 | — | -4.5 | — | mV |
| | | CPHYN = 10 | — | -9 | — | mV |
| | | CPHYN = 11 | — | -18 | — | mV |
| Positive Hysteresis Mode 3 (CPMD = 11) | HYS _{CP+} | CPHYN = 00 | — | 1.5 | — | mV |
| | | CPHYN = 01 | — | 4 | — | mV |
| | | CPHYN = 10 | — | 8 | — | mV |
| | | CPHYN = 11 | — | 16 | — | mV |
| Negative Hysteresis Mode 3 (CPMD = 11) | HYS _{CP-} | CPHYN = 00 | — | -1.5 | — | mV |
| | | CPHYN = 01 | — | -4 | — | mV |
| | | CPHYN = 10 | — | -8 | — | mV |
| | | CPHYN = 11 | — | -16 | — | mV |
| Input Range (CP+ or CP-) | V _{IN} | | -0.25 | — | V _{DD} +0.25 | V |
| Input Pin Capacitance | C _{CP} | | — | 7.5 | — | pF |
| Common-Mode Rejection Ratio | CMRR _{CP} | | — | 70 | — | dB |
| Power Supply Rejection Ratio | PSRR _{CP} | | — | 72 | — | dB |
| Input Offset Voltage | V _{OFF} | T _A = 25 °C | -10 | 0 | 10 | mV |
| Input Offset Tempco | TC _{OFF} | | — | 3.5 | — | μV/°C |

Table 1.11. Port I/O

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|-----------------|--|-----------------------|-----|-----|------|
| Output High Voltage (High Drive) | V _{OH} | I _{OH} = -3 mA | V _{DD} - 0.7 | — | — | V |
| Output Low Voltage (High Drive) | V _{OL} | I _{OL} = 8.5 mA | — | — | 0.6 | V |
| Output High Voltage (Low Drive) | V _{OH} | I _{OH} = -1 mA | V _{DD} - 0.7 | — | — | V |
| Output Low Voltage (Low Drive) | V _{OL} | I _{OL} = 1.4 mA | — | — | 0.6 | V |
| Input High Voltage | V _{IH} | | V _{DD} - 0.6 | — | — | V |
| Input Low Voltage | V _{IL} | | — | — | 0.6 | V |
| Pin Capacitance | C _{IO} | | — | 7 | — | pF |
| Weak Pull-Up Current (V _{IN} = 0 V) | I _{PU} | V _{DD} = 3.6 | -30 | -20 | -10 | μA |
| Input Leakage (Pullups off or Analog) | I _{LK} | GND < V _{IN} < V _{DD} | -1.1 | — | 1.1 | μA |
| Input Leakage Current with V _{IN} above V _{DD} | I _{LK} | V _{DD} < V _{IN} < V _{DD} +2.0 V | 0 | 5 | 150 | μA |

1.2 Thermal Conditions

Table 1.12. Thermal Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------|------------------|-----|-----|-----|------|
| Thermal Resistance* | θ_{JA} | SOIC-16 Packages | — | 70 | — | °C/W |
| | | QFN-20 Packages | — | 60 | — | °C/W |
| | | QSOP-24 Packages | — | 65 | — | °C/W |
| Note: 1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad. | | | | | | |

1.3 Absolute Maximum Ratings

Stresses above those listed in [Table 1.13 Absolute Maximum Ratings on page 8](#) may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <http://www.silabs.com/support/quality/pages/default.aspx>.

Table 1.13. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|---|------------|----------------------------|---------|--------------|------|
| Ambient Temperature Under Bias | T_{BIAS} | | -55 | 125 | °C |
| Storage Temperature | T_{STG} | | -65 | 150 | °C |
| Voltage on VDD | V_{DD} | | GND-0.3 | 4.2 | V |
| Voltage on I/O pins or RST | V_{IN} | $V_{DD} \geq 3.3\text{ V}$ | GND-0.3 | 5.8 | V |
| | | $V_{DD} < 3.3\text{ V}$ | GND-0.3 | $V_{DD}+2.5$ | V |
| Total Current Sunk into Supply Pin | I_{VDD} | | — | 400 | mA |
| Total Current Sourced out of Ground Pin | I_{GND} | | 400 | — | mA |
| Current Sourced or Sunk by Any I/O Pin or RSTb | I_{IO} | | -100 | 100 | mA |
| Operating Junction Temperature | T_J | | -40 | 105 | °C |
| Exposure to maximum rating conditions for extended periods may affect device reliability. | | | | | |

1.4 Typical Performance Curves




Figure 1.1. Typical Operating Supply Current using HFOSC0




Figure 1.2. Typical Operating Supply Current using LFOSC




Figure 1.3. Typical ADC0 and Internal Reference Supply Current in Burst Mode




Figure 1.4. Typical ADC0 Supply Current in Normal (always-on) Mode




Figure 1.5. Typical VOH Curves




Figure 1.6. Typical VOL Curves

2. System Overview

2.1 Introduction

The EFM8BB1 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- Core:
 - Pipelined CIP-51 Core
 - Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - 25 MHz maximum operating frequency
- Memory:
 - Up to 8 KB flash memory, in-system re-programmable from firmware.
 - Up to 512 bytes RAM (including 256 bytes standard 8051 RAM and 256 bytes on-chip XRAM)
- Power:
 - Internal LDO regulator for CPU core voltage
 - Power-on reset circuit and brownout detectors
- I/O: Up to 18 total multifunction I/O pins:
 - All pins 5 V tolerant under bias
 - Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- Clock Sources:
 - Internal 24.5 MHz oscillator with $\pm 2\%$ accuracy
 - Internal 80 kHz low-frequency oscillator
 - External CMOS clock option
- Timers/Counters and PWM:
 - 3-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 4 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- Communications and Digital Peripherals:
 - UART
 - SPI™ Master / Slave
 - SMBus™/I2C™ Master / Slave
 - 16-bit CRC unit, supporting automatic CRC of flash at 256-byte boundaries
- Analog:
 - 12-Bit Analog-to-Digital Converter (ADC)
 - 2 x Low-current analog comparators with adjustable reference
- On-Chip, Non-Intrusive Debugging
 - Full memory and register inspection
 - Four hardware breakpoints, single-stepping

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB1 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Each device is specified for 2.2 to 3.6 V operation, is AEC-Q100 qualified, and is available in 20-pin QFN, 16-pin SOIC or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.




Figure 2.1. Detailed EFM8BB1 Block Diagram

2.2 Power

All internal circuitry draws power from the VDD supply pin. Circuits with external connections (I/O pins, analog muxes) are powered directly from the VDD supply voltage, while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use.

Table 2.1. Power Modes

| Power Mode | Details | Mode Entry | Wake-Up Sources |
|------------|--|---|--|
| Normal | Core and all peripherals clocked and fully operational | — | — |
| Idle | <ul style="list-style-type: none"> Core halted All peripherals clocked and fully operational Code resumes execution on wake event | Set IDLE bit in PCON0 | Any interrupt |
| Shutdown | <ul style="list-style-type: none"> All internal power nets shut down Pins retain state Exit on pin or power-on reset | <ol style="list-style-type: none"> Set STOPCF bit in REG0CN Set STOP bit in PCON0 | <ul style="list-style-type: none"> RSTb pin reset Power-on reset |

2.3 I/O

Digital and analog resources are externally available on the device's multi-purpose I/O pins. Port pins P0.0-P1.7 can be defined as general-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. P2.0 is shared with the C2 Interface Data signal (C2D).

- Up to 18 multi-functions I/O pins, supporting digital and analog functions.
- Flexible priority crossbar decoder for digital peripheral assignment.
- Two drive strength settings for each port.
- Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1).
- Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match).

2.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

- Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to $\pm 2\%$ over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- External CMOS clock input (EXTCLK).
- Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.

2.5 Counters/Timers and PWM

Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- 16-bit time base
- Programmable clock divisor and clock source selection
- Three independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- Software timer (internal compare) mode
- Can accept hardware "kill" signal from comparator 0

Timers (Timer 0, Timer 1, Timer 2, and Timer 3)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- 8-bit auto-reload counter/timer mode
- 13-bit counter/timer mode
- 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0).

Timer 2 and Timer 3 are 16-bit timers including the following features:

- Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
- 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- External pin capture (Timer 2)
- LFOSC0 capture (Timer 3)

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- Programmable timeout interval
- Runs from the low-frequency oscillator
- Lock-out feature to prevent any modification until a system reset

2.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- Asynchronous transmissions and receptions
- Baud rates up to $\text{SYSCLK} / 2$ (transmit) or $\text{SYSCLK} / 8$ (receive)
- 8- or 9-bit data
- Automatic start and stop generation

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

The SPI module includes the following features:

- Supports 3- or 4-wire operation in master or slave modes.
- Supports external clock frequencies up to $\text{SYSCLK} / 2$ in master mode and $\text{SYSCLK} / 10$ in slave mode.
- Support for four clock phase and polarity options.
- 8-bit dedicated clock rate generator.
- Support for multiple masters on the same data lines.

System Management Bus / I2C (SMBus0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds.
- Support for master, slave, and multi-master modes.
- Hardware synchronization and arbitration for multi-master mode.
- Clock low extending (clock stretching) to interface with faster masters.
- Hardware support for 7-bit slave and general call address recognition.
- Firmware support for 10-bit slave address decoding.
- Ability to inhibit all slave states.
- Programmable data setup/hold times.

16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial.
- Byte-level bit reversal.
- Automatic CRC of flash contents on one or more 256-byte blocks.
- Initial seed selection of 0x0000 or 0xFFFF.

2.7 Analog

12-Bit Analog-to-Digital Converter (ADC0)

The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a programmable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external reference sources.

- Up to 16 external inputs.
- Single-ended 12-bit and 10-bit modes.
- Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode.
- Operation in low power modes at lower conversion speeds.
- Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
- Output data window comparator allows automatic range checking.
- Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on settling and tracking time.
- Conversion complete and window compare interrupts supported.
- Flexible output data formatting.
- Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
- Integrated temperature sensor.

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator module includes the following features:

- Up to 8 external positive inputs.
- Up to 8 external negative inputs.
- Additional input options:
 - Internal connection to LDO output.
 - Direct connection to GND.
- Synchronous and asynchronous outputs can be routed to pins via crossbar.
- Programmable hysteresis between 0 and ± 20 mV
- Programmable response time.
- Interrupts generated on rising, falling, or both edges.

2.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latches are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For VDD Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- External reset pin
- Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- Watchdog timer reset
- Missing clock detector reset
- Flash error reset

2.9 Debugging

The EFM8BB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

3. Ordering Information

All EFM8BB1 family members have the following features:

- CIP-51 Core running up to 25 MHz
- Two Internal Oscillators (24.5 MHz and 80 kHz)
- SMBus / I2C
- SPI
- UART
- 3-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- 4 16-bit Timers
- 2 Analog Comparators
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, and temperature sensor
- 16-bit CRC Unit
- AEC-Q100 qualified

In addition to these features, each part number in the EFM8BB1 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 3.1. Product Selection Guide

| Ordering Part Number | Flash Memory (kB) | RAM (Bytes) | Digital Port I/Os (Total) | ADC0 Channels | Comparator 0 Inputs | Comparator 1 Inputs | Pb-free (RoHS Compliant) | Temperature Range | Package |
|----------------------|-------------------|-------------|---------------------------|---------------|---------------------|---------------------|--------------------------|-------------------|---------|
| EFM8BB10F8G-A-QSOP24 | 8 | 512 | 18 | 16 | 8 | 8 | Yes | -40 to +85 C | QSOP24 |
| EFM8BB10F8G-A-QFN20 | 8 | 512 | 16 | 15 | 8 | 7 | Yes | -40 to +85 C | QFN20 |
| EFM8BB10F8G-A-SOIC16 | 8 | 512 | 13 | 12 | 6 | 6 | Yes | -40 to +85 C | SOIC16 |
| EFM8BB10F4G-A-QFN20 | 4 | 512 | 16 | 15 | 8 | 7 | Yes | -40 to +85 C | QFN20 |
| EFM8BB10F2G-A-QFN20 | 2 | 256 | 16 | 15 | 8 | 7 | Yes | -40 to +85 C | QFN20 |

4. Pin Definitions

4.1 EFM8BB1x-QSOP24 Pin Definitions




Figure 4.1. EFM8BB1x-QSOP24 Pinout

Table 4.1. Pin Definitions for EFM8BB1x-QSOP24

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|----------|-------------------|---------------------|------------------------------|--------------------------------------|
| 1 | N/C | No Connection | | | |
| 2 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 | ADC0.2 CMP0P.2 CMP0N.2 |
| 3 | P0.1 | Multifunction I/O | Yes | P0MAT.1 INT0.1 INT1.1 | ADC0.1 CMP0P.1 CMP0N.1 AGND |

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|----------------|--------------------------------------|---------------------|---------------------------------------|--------------------------------------|
| 4 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP0N.0 VREF |
| 5 | GND | Ground | | | |
| 6 | VDD | Supply Power Input | | | |
| 7 | RSTb / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 8 | P2.0 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 9 | P1.7 | Multifunction I/O | Yes | P1MAT.7 | ADC0.15 CMP1P.7 CMP1N.7 |
| 10 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 CMP1P.6 CMP1N.6 |
| 11 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 CMP1P.5 CMP1N.5 |
| 12 | P2.1 | Multifunction I/O | | | |
| 13 | N/C | No Connection | | | |
| 14 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 CMP1P.4 CMP1N.4 |
| 15 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 CMP1P.3 CMP1N.3 |
| 16 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.10 CMP1P.2 CMP1N.2 |
| 17 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.9 CMP1P.1 CMP1N.1 |
| 18 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.8 CMP1P.0 CMP1N.0 |
| 19 | P0.7 | Multifunction I/O | Yes | P0MAT.7 INT0.7 INT1.7 | ADC0.7 CMP0P.7 CMP0N.7 |
| 20 | P0.6 | Multifunction I/O | Yes | P0MAT.6 CNVSTR INT0.6 INT1.6 | ADC0.6 CMP0P.6 CMP0N.6 |

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|----------|-------------------|---------------------|---------------------------------------|------------------------------|
| 21 | P0.5 | Multifunction I/O | Yes | P0MAT.5 INT0.5 INT1.5 | ADC0.5 CMP0P.5 CMP0N.5 |
| 22 | P0.4 | Multifunction I/O | Yes | P0MAT.4 INT0.4 INT1.4 | ADC0.4 CMP0P.4 CMP0N.4 |
| 23 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 | ADC0.3 CMP0P.3 CMP0N.3 |
| 24 | N/C | No Connection | | | |

4.2 EFM8BB1x-QFN20 Pin Definitions




Figure 4.2. EFM8BB1x-QFN20 Pinout

Table 4.2. Pin Definitions for EFM8BB1x-QFN20

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|----------|--------------------|---------------------|------------------------------|--------------------------------------|
| 1 | P0.1 | Multifunction I/O | Yes | P0MAT.1 INT0.1 INT1.1 | ADC0.1 CMP0P.1 CMP0N.1 AGND |
| 2 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP0N.0 VREF |
| 3 | GND | Ground | | | |
| 4 | VDD | Supply Power Input | | | |

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|-------------|-----------------------------------|---------------------|---------------------------------------|-------------------------------|
| 5 | RSTb / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 6 | P2.0 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 7 | P1.6 | Multifunction I/O | Yes | P1MAT.6 | ADC0.14 CMP1P.6 CMP1N.6 |
| 8 | P1.5 | Multifunction I/O | Yes | P1MAT.5 | ADC0.13 CMP1P.5 CMP1N.5 |
| 9 | P1.4 | Multifunction I/O | Yes | P1MAT.4 | ADC0.12 CMP1P.4 CMP1N.4 |
| 10 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 CMP1P.3 CMP1N.3 |
| 11 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.10 CMP1P.2 CMP1N.2 |
| 12 | GND | Ground | | | |
| 13 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.9 CMP1P.1 CMP1N.1 |
| 14 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.8 CMP1P.0 CMP1N.0 |
| 15 | P0.7 | Multifunction I/O | Yes | P0MAT.7 INT0.7 INT1.7 | ADC0.7 CMP0P.7 CMP0N.7 |
| 16 | P0.6 | Multifunction I/O | Yes | P0MAT.6 CNVSTR INT0.6 INT1.6 | ADC0.6 CMP0P.6 CMP0N.6 |
| 17 | P0.5 | Multifunction I/O | Yes | P0MAT.5 INT0.5 INT1.5 | ADC0.5 CMP0P.5 CMP0N.5 |
| 18 | P0.4 | Multifunction I/O | Yes | P0MAT.4 INT0.4 INT1.4 | ADC0.4 CMP0P.4 CMP0N.4 |
| 19 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 | ADC0.3 CMP0P.3 CMP0N.3 |

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|----------|-------------------|---------------------|------------------------------|------------------------------|
| 20 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 | ADC0.2 CMP0P.2 CMP0N.2 |
| Center | GND | Ground | | | |

Confidential

4.3 EFM8BB1x-SOIC16 Pin Definitions




Figure 4.3. EFM8BB1x-SOIC16 Pinout

Table 4.3. Pin Definitions for EFM8BB1x-SOIC16

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|----------|--------------------|---------------------|------------------------------|------------------------------|
| 1 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 | ADC0.2 CMP0P.2 CMP0N.2 |
| 2 | P0.1 | Multifunction I/O | Yes | P0MAT.1 INT0.1 INT1.1 | ADC0.1 CMP0P.1 CMP0N.1 |
| 3 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 | ADC0.0 CMP0P.0 CMP0N.0 |
| 4 | GND | Ground | | | |
| 5 | VDD | Supply Power Input | | | |

| Pin Numbers | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|-------------|-------------|-----------------------------------|---------------------|---------------------------------------|-------------------------------|
| 6 | RSTb / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 7 | P2.0 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 8 | P1.3 | Multifunction I/O | Yes | P1MAT.3 | ADC0.11 CMP1P.5 CMP1N.5 |
| 9 | P1.2 | Multifunction I/O | Yes | P1MAT.2 | ADC0.10 CMP1P.4 CMP1N.4 |
| 10 | P1.1 | Multifunction I/O | Yes | P1MAT.1 | ADC0.9 CMP1P.3 CMP1N.3 |
| 11 | P1.0 | Multifunction I/O | Yes | P1MAT.0 | ADC0.8 CMP1P.2 CMP1N.2 |
| 12 | P0.7 | Multifunction I/O | Yes | P0MAT.7 INT0.7 INT1.7 | ADC0.7 CMP1P.1 CMP1N.1 |
| 13 | P0.6 | Multifunction I/O | Yes | P0MAT.6 CNVSTR INT0.6 INT1.6 | ADC0.6 CMP1P.0 CMP1N.0 |
| 14 | P0.5 | Multifunction I/O | Yes | P0MAT.5 INT0.5 INT1.5 | ADC0.5 CMP0P.5 CMP0N.5 |
| 15 | P0.4 | Multifunction I/O | Yes | P0MAT.4 INT0.4 INT1.4 | ADC0.4 CMP0P.4 CMP0N.4 |
| 16 | P0.3 | Multifunction I/O | Yes | P0MAT.3 EXTCLK INT0.3 INT1.3 | ADC0.3 CMP0P.3 CMP0N.3 |

5. QSOP24 Package Specifications

5.1 QSOP24 Package Dimensions




Figure 5.1. QSOP24 Package Drawing

Table 5.1. QSOP24 Package Dimensions

| Dimension | Min | Typ | Max |
|-----------|-----------|-----|------|
| A | — | — | 1.75 |
| A1 | 0.10 | — | 0.25 |
| b | 0.20 | — | 0.30 |
| c | 0.10 | — | 0.25 |
| D | 8.65 BSC | | |
| E | 6.00 BSC | | |
| E1 | 3.90 BSC | | |
| e | 0.635 BSC | | |
| L | 0.40 | — | 1.27 |
| theta | 0° | — | 8° |
| aaa | 0.20 | | |

| Dimension | Min | Typ | Max |
|-----------|-----|------|-----|
| bbb | | 0.18 | |
| ccc | | 0.10 | |
| ddd | | 0.10 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-137, variation AE.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Confidential

5.2 QSOP24 PCB Land Pattern




Figure 5.2. QSOP24 PCB Land Pattern Drawing

Table 5.2. QSOP24 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|-----------|------|
| C | 5.20 | 5.30 |
| E | 0.635 BSC | |
| X | 0.30 | 0.40 |
| Y | 1.50 | 1.60 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This land pattern design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

6. QFN20 Package Specifications

6.1 QFN20 Package Dimensions




Figure 6.1. QFN20 Package Drawing

Table 6.1. QFN20 Package Dimensions

| Dimension | Min | Typ | Max |
|-----------|----------|------|------|
| A | 0.70 | 0.75 | 0.80 |
| A1 | 0.00 | 0.02 | 0.05 |
| b | 0.20 | 0.25 | 0.30 |
| c | 0.25 | 0.30 | 0.35 |
| D | 3.00 BSC | | |
| D2 | 1.6 | 1.70 | 1.8 |
| e | 0.50 BSC | | |
| E | 3.00 BSC | | |
| E2 | 1.6 | 1.70 | 1.8 |
| f | 2.53 BSC | | |
| L | 0.3 | 0.40 | 0.5 |
| L1 | 0.00 | — | 0.10 |
| aaa | — | — | 0.05 |

| Dimension | Min | Typ | Max |
|-----------|-----|-----|------|
| bbb | — | — | 0.05 |
| ccc | — | — | 0.08 |
| ddd | — | — | 0.10 |
| eee | — | — | 0.10 |

Note:

1. All dimensions are shown in millimeters unless otherwise noted.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.

Confidential

6.2 QFN20 PCB Land Pattern




Figure 6.2. QFN20 PCB Land Pattern Drawing

Table 6.2. QFN20 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|------|----------|
| D | | 2.71 REF |
| D2 | 1.60 | 1.80 |
| e | | 0.50 BSC |
| E | | 2.71 REF |
| E2 | 1.60 | 1.80 |
| f | | 2.53 BSC |
| GD | 2.10 | — |
| GE | 2.10 | — |
| W | — | 0.34 |
| X | — | 0.28 |
| Y | | 0.61 REF |
| ZE | — | 3.31 |
| ZD | — | 3.31 |

| Dimension | Min | Max |
|---|-----|-----|
| <p>Note:</p> <ol style="list-style-type: none"> 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification. 3. This Land Pattern Design is based on IPC-SM-782 guidelines. 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm. 5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad. 6. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 7. The stencil thickness should be 0.125 mm (5 mils). 8. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads. 9. A 1.45 x 1.45 mm square aperture should be used for the center pad. This provides approximately 70% solder paste coverage on the pad, which is optimum to assure correct component stand-off. 10. A No-Clean, Type-3 solder paste is recommended. 11. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | | |

7. SOIC16 Package Specifications

7.1 SOIC16 Package Dimensions




Figure 7.1. SOIC16 Package Drawing

Table 7.1. SOIC16 Package Dimensions

| Dimension | Min | Typ | Max |
|-----------|------|----------|------|
| A | — | — | 1.75 |
| A1 | 0.10 | — | 0.25 |
| A2 | 1.25 | — | — |
| b | 0.31 | — | 0.51 |
| c | 0.17 | — | 0.25 |
| D | | 9.90 BSC | |
| E | | 6.00 BSC | |
| E1 | | 3.90 BSC | |
| e | | 1.27 BSC | |
| L | 0.40 | — | 1.27 |
| L2 | | 0.25 BSC | |

| Dimension | Min | Typ | Max |
|-----------|------|-----|------|
| h | 0.25 | — | 0.50 |
| θ | 0° | — | 8° |
| aaa | 0.10 | | |
| bbb | 0.20 | | |
| ccc | 0.10 | | |
| ddd | 0.25 | | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 SOIC16 PCB Land Pattern




Figure 7.2. SOIC16 PCB Land Pattern Drawing

Table 7.2. SOIC16 PCB Land Pattern Dimensions

| Dimension | Feature | (mm) |
|-----------|--------------------|------|
| C1 | Pad Column Spacing | 5.40 |
| E | Pad Row Pitch | 1.27 |
| X1 | Pad Width | 0.60 |
| Y1 | Pad Length | 1.55 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).
3. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.

Supporting Information

Please visit the Silicon Labs Technical Support web page: <https://silabs.com/support/> and register to submit a technical support request.

Links

- [Homepage](#)
- [Community](#)
- [Software](#)
- [Knowledge Base](#)
- [Quality Info](#)
- [Simplicity Studio](#)

Address

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701

Disclaimer and Trademarks

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOModem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.