

# Isolated Precision Half-Bridge Driver, 4.0 A Output

Data Sheet ADuM7223

#### **FEATURES**

4.0 A peak output current Working voltage

High-side or low-side relative to input: 565 V peak
High-side to low-side differential: 700 V peak

High frequency operation: 1 MHz maximum

Precise timing characteristics

64 ns maximum propagation delay

8.5 ns maximum channel-to-channel matching

3.0 V to 5.5 V input voltage

4.5 V to 18 V output drive

UVLO supply at 2.8 V  $V_{DD1}$ 

A Version UVLO,  $V_{\rm DDA}$  and  $V_{\rm DDB}$  ( $V_{\rm DD2}$ ) at 4.1 V CMOS input logic levels

High common-mode transient immunity: >25 kV/μs

High junction temperature operation: 125°C

**Default low output** 

5 mm  $\times$  5 mm, 13-terminal LGA

#### **APPLICATIONS**

Switching power supplies Isolated IGBT/MOSFET gate drives Industrial inverters

#### **GENERAL DESCRIPTION**

The ADuM7223 is a 4.0 A isolated, half-bridge gate driver that employ Analog Devices, Inc., *i*Coupler® technology to provide independent and isolated high-side and low-side outputs. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as the combination of pulse transformers and non-isolated gate drivers. By integrating the isolator and driver in a single package, propagation delay is a maximum of only 64 ns, and the propagation skew from channel to channel is a maximum of only 12 ns at 12 V.

The ADuM7223 provides two independent isolation channels. The ADuM7223 operates with an input supply ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems. The outputs operate in a wide range from 4.5 V to 18 V with three output voltage versions available. The 5 mm  $\times$  5 mm, LGA package provides 565 V operating voltage from input to output and 700 V from output to output.

In comparison to gate drivers employing high voltage level translation methodologies, this gate driver offers the benefit of true, galvanic isolation between the input and each output. As a result, this gate driver provides reliable control over the switching characteristics of IGBT/MOSFET configurations over a wide range of positive or negative switching voltages.

### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

Trademarks and registered trademarks are the property of their respective owners.

### **TABLE OF CONTENTS**

Features	]
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3.3 V Operation	4
Package Characteristics	5
Insulation and Safety-Related Specifications	5
Recommended Operating Conditions	5
Absolute Maximum Ratings	<del>(</del>
FSD Caution	6

Pin Configuration and Function Descriptions	
Typical Performance Characteristics	8
Applications Information	10
Printed Circuit Board (PCB) Layout	10
Propagation Delay-Related Parameters	10
Thermal Limitations and Switch Load Characteristics	10
Output Load Characteristics	10
DC Correctness and Magnetic Field Immunity	11
Power Consumption	12
Insulation Lifetime	12
Outline Dimensions	13
Oudaning Crida	1.3

### **REVISION HISTORY**

10/13—Revision 0: Initial Version

### **SPECIFICATIONS**

### **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All voltages are relative to their respective ground.  $4.5 \text{ V} \leq V_{DD1} \leq 5.5 \text{ V}, 4.5 \text{ V} \leq V_{DD2} \leq 18 \text{ V}, \text{ unless stated otherwise. All minimum/maximum specifications apply over } T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}. \text{ All typical specifications are at } T_A = 25^{\circ}\text{C}, V_{DD1} = 5 \text{ V}, V_{DD2} = 12 \text{ V}.$  Switching specifications are tested with CMOS signal levels.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions/Comments</b>
DC SPECIFICATIONS						
Input Supply Current, Quiescent	I <sub>DDI (Q)</sub>		1.4	2.4	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO (Q)</sub>		2.3	3.5	mA	
Supply Current at 1 MHz						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.6	2.5	mA	Up to 1 MHz, no load
V <sub>DDA</sub> /V <sub>DDB</sub> Supply Current	I <sub>DDA (Q)</sub> , I <sub>DDB (Q)</sub>		5.6	8.0	mA	Up to 1 MHz, no load
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-1	+0.01	+1	μΑ	$0 \text{ V} \leq V_{IA}, V_{IB} \leq V_{DD1}$
Logic High Input Threshold	V <sub>IH</sub>	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub>	V <sub>DD2</sub> - 0.1	$V_{\text{DD2}}$		V	$I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub>		0.0	0.15	V	$I_{Ox} = 20 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout, VDD1 Supply						
Positive Going Threshold	$V_{\text{DD1UV}+}$		2.8		V	
Negative Going Threshold	$V_{\text{DD1UV}-}$		2.6		V	
Hysteresis	$V_{\text{DD1UVH}}$		0.2		V	
Undervoltage Lockout, VDD2 Supply						
Positive Going Threshold	$V_{\text{DD2UV}+}$		4.1	4.4	V	A-Grade
Negative Going Threshold	$V_{\text{DD2UV}-}$	3.2	3.6		V	A-Grade
Hysteresis	$V_{\text{DD2UVH}}$		0.5		V	A-Grade
Output Short-Circuit Pulsed Current <sup>1</sup>	I <sub>OA(SC)</sub> ,I <sub>OB(SC)</sub>	2.0	4.0		Α	$V_{DD2} = 12 V$
Output Source Resistance	Roa, Rob	0.25	0.95	1.5	Ω	$V_{DD2} = 12 \text{ V}, I_{Ox} = -250 \text{ mA}$
Output Sink Resistance	Roa, Rob	0.55	0.6	1.35	Ω	$V_{DD2} = 12 \text{ V}, I_{Ox} = 250 \text{ mA}$
THERMAL SHUTDOWN TEMPERATURES						
Junction Temperature Shutdown Rising Edge	$T_{JR}$		150		°C	
Junction Temperature Shutdown Falling Edge	$T_{JF}$		140		°C	
SWITCHING SPECIFICATIONS						See Figure 16
Pulse Width <sup>2</sup>	PW	50			ns	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
Maximum Data Rate <sup>3</sup>		1			MHz	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
Propagation Delay⁴	t <sub>DHL</sub> , t <sub>DLH</sub>	19	40	62	ns	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
ADuM7223A		25	46	68	ns	$C_L = 2 \text{ nF, } V_{DD2} = 4.5 \text{ V}$
Propagation Delay Skew⁵	t <sub>PSK</sub>			12	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}$
Channel-to-Channel Matching <sup>6</sup>	<b>t</b> <sub>PSKCD</sub>					
$V_{DD2} = 12 V$			1	8.5	ns	$C_L = 2 \text{ nF}$
$V_{DD2} = 4.5 \text{ V}$			1	8.5	ns	$C_L = 2 nF$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	1	12	24	ns	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
Dynamic Input Supply Current per Channel	I <sub>DDI (D)</sub>		0.05		mA/Mbps	$V_{DD2} = 12 \text{ V}$
Dynamic Output Supply Current per Channel	I <sub>DDO (D)</sub>		1.65		mA/Mbps	$V_{DD2} = 12 \text{ V}$
Refresh Rate	fr		1.2		Mbps	$V_{DD2} = 12 \text{ V}$

<sup>&</sup>lt;sup>1</sup> Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the Absolute Maximum Ratings.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

<sup>&</sup>lt;sup>3</sup> The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

<sup>4</sup> t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>H</sub>, to the output rising 10% level of the V<sub>ox</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>H</sub>, to the output falling logic for waveforms of propagation delay parameters.

<sup>&</sup>lt;sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>DLH</sub> and/or t<sub>DHL</sub> that is measured between ADuM7223 units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 16 for waveforms of propagation delay parameters.

<sup>&</sup>lt;sup>6</sup> Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

### **ELECTRICAL CHARACTERISTICS—3.3 V OPERATION**

All voltages are relative to their respective ground.  $3.0 \text{ V} \leq V_{DD1} \leq 3.6 \text{ V}, 4.5 \text{ V} \leq V_{DD2} \leq 18 \text{ V}, \text{ unless stated otherwise. All minimum/maximum specifications apply over } T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}. \text{ All typical specifications are at } T_A = 25^{\circ}\text{C}, V_{DD1} = 3.3 \text{ V}, V_{DD2} = 12 \text{ V}. \text{ Switching specifications are tested with CMOS signal levels.}}$ 

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Supply Current ,Quiescent	I <sub>DDI (Q)</sub>		0.87	1.4	mA	
Output Supply Current per Channel, Quiescent	I <sub>DDO (Q)</sub>		2.3	3.5	mA	
Supply Current at 1 MHz						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.1	1.5	mA	Up to 1 MHz, no load
V <sub>DDA</sub> /V <sub>DDB</sub> Supply Current	I <sub>DDA (Q)</sub> , I <sub>DDB (Q)</sub>		5.6	8.0	mA	Up to 1 MHz, no load
Input Currents	I <sub>IA</sub> , I <sub>IB</sub>	-1	+0.01	+1	μΑ	$0 \text{ V} \leq V_{IA}, V_{IB} \leq V_{DD1}$
Logic High Input Threshold	V <sub>IH</sub>	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V <sub>IL</sub>			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OAH</sub>	$V_{DD2} - 0.1$	$V_{\text{DD2}}$		V	$I_{Ox} = -20 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl		0.0	0.15	V	$I_{Ox} = 20 \text{ mA}, V_{Ix} = V_{IxL}$
Undervoltage Lockout, VDD1 Supply						
Positive Going Threshold	$V_{\text{DD1UV}+}$		2.8		V	
Negative Going Threshold	$V_{\text{DD1UV}-}$		2.6		V	
Hysteresis	V <sub>DD1UVH</sub>		0.2		V	
Undervoltage Lockout, VDD2 Supply						
Positive Going Threshold	$V_{\text{DD2UV+}}$		4.1	4.4	V	A-Grade
Negative Going Threshold	$V_{DD2UV-}$	3.2	3.6		V	A-Grade
Hysteresis	$V_{DD2UVH}$		0.5		V	A-Grade
Output Short-Circuit Pulsed Current <sup>1</sup>	I <sub>OA(SC)</sub> , I <sub>OB(SC)</sub>	2.0	4.0		Α	$V_{DD2} = 12 V$
Output Source Resistance	Roa, Rob	0.25	0.95	1.5	Ω	$V_{DD2} = 12 \text{ V, } I_{Ox} = -250 \text{ mA}$
Output Sink Resistance	Roa, Rob	0.55	0.6	1.35	Ω	$V_{DD2} = 12 \text{ V, } I_{Ox} = 250 \text{ mA}$
THERMAL SHUTDOWN TEMPERATURES						
Junction Temperature Shutdown Rising Edge	$T_{JR}$		150		°C	
Junction Temperature Shutdown Falling Edge	T <sub>JF</sub>		140		°C	
SWITCHING SPECIFICATIONS						See Figure 16
Pulse Width <sup>2</sup>	PW	50			ns	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
Maximum Data Rate <sup>3</sup>		1			MHz	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
Propagation Delay <sup>4</sup>	t <sub>DHL</sub> , t <sub>DLH</sub>	25	44	64	ns	$C_L = 2 \text{ nF, } V_{DD2} = 12 \text{ V}$
ADuM7223A		28	49	71	ns	$C_L = 2 \text{ nF}, V_{DD2} = 4.5 \text{ V}$
Propagation Delay Skew⁵	t <sub>PSK</sub>			12	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}$
Channel-to-Channel Matching <sup>6</sup>						
$V_{DD2} = 12 \text{ V}$	<b>t</b> PSKCD		1	8.5	ns	C <sub>L</sub> = 2 nF
$V_{DD2} = 4.5 \text{ V}$	t <sub>PSKCD</sub>		1	8.5	ns	$C_L = 2 \text{ nF}$
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>	1	12	24	ns	$C_L = 2 \text{ nF}, V_{DD2} = 12 \text{ V}$
Dynamic Input Supply Current per Channel	I <sub>DDI (D)</sub>		0.05		mA/Mbps	$V_{DD2} = 12 \text{ V}$
Dynamic Output Supply Current per Channel	I <sub>DDO (D)</sub>		1.65		mA/Mbps	$V_{DD2} = 12 \text{ V}$
Refresh Rate	f <sub>r</sub>		1.1		Mbps	$V_{DD2} = 12 \text{ V}$

¹ Short-circuit duration less than 1 µs. Average power must conform to the limit shown under the Absolute Maximum Ratings.

<sup>&</sup>lt;sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

<sup>&</sup>lt;sup>3</sup> The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

<sup>&</sup>lt;sup>4</sup> t<sub>DLH</sub> propagation delay is measured from the time of the input rising logic high threshold, V<sub>IH</sub>, to the output rising 10% level of the V<sub>Ox</sub> signal. t<sub>DHL</sub> propagation delay is measured from the input falling logic low threshold, V<sub>IL</sub>, to the output falling 90% threshold of the V<sub>Ox</sub> signal. See Figure 16 for waveforms of propagation delay parameters.

<sup>&</sup>lt;sup>5</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>DLH</sub> and/or t<sub>DHL</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 16 for waveforms of propagation delay parameters.

<sup>&</sup>lt;sup>6</sup> Channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

### **PACKAGE CHARACTERISTICS**

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input-to-Output)	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output)	C <sub>I-O</sub>		2.0		рF	f = 1 MHz
Input Capacitance	Cı		4.0		рF	
IC Junction-to-Ambient Thermal Resistance	$\theta_{JA}$		96.3		°C/W	
IC Junction-to-Case Thermal Resistance	$\theta_{\text{JC}}$		43.2		°C/W	

### **INSULATION AND SAFETY-RELATED SPECIFICATIONS**

Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Functional Dielectric Insulation Voltage <sup>1</sup>		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	3.5 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	3.5 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

<sup>1</sup> Insulation voltage guaranteed by design, not tested in production. Insulation is similar in structure to devices that are tested to 5 kV rms in production.




Figure 2. Thermal Derating Curve

### **RECOMMENDED OPERATING CONDITIONS**

Table 5.

Parameter	Symbol	Min	Max	Unit
Operating Junction Temperature	Tı	-40	+125	°C
Supply Voltages <sup>1</sup>	$V_{DD1}$	3.0	5.5	V
	$V_{DDA}$ , $V_{DDB}$	4.5	18	V
Maximum Input Signal Rise and Fall Times	$T_{VIA}$ , $T_{VIB}$		1	ms
Common-Mode Transient Static <sup>2</sup>		-50	+50	kV/μs
Common-Mode Transient Immunity Dynamic <sup>3</sup>		-25	+25	kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground. See the Applications Information section for information on immunity to external magnetic fields.

 $<sup>^2</sup>$  Static common-mode transient immunity is defined as the largest dv/dt between GND<sub>1</sub> and GND<sub>A</sub>/GND<sub>B</sub> with inputs held either high or low such that the output voltage remains either above  $0.8 \times V_{\text{DD2}}$  for  $V_{\text{IA}}/V_{\text{IB}} = \text{high, or } 0.8 \, \text{V}$  for  $V_{\text{IA}}/V_{\text{IB}} = \text{low. Operation with transients above recommended levels can cause momentary data upsets.$ 

 $<sup>^3</sup>$  Dynamic common-mode transient immunity is defined as the largest dv/dt between  $\mathsf{GND_1}$  and  $\mathsf{GND_8}/\mathsf{GND_8}$  with switching edge coincident with the transient test pulse. Operation with transients above recommended levels can cause momentary data upsets.

### **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 6.

Parameter	Symbol	Rating
Storage Temperature	T <sub>ST</sub>	−55°C to +150°C
Operating Junction Temperature	Tı	−40°C to +150°C
Supply Voltages <sup>1</sup>	$V_{DD1}$	-0.3 V to +6.0 V
	$V_{DD2}$	-0.3 V to +20 V
Input Voltage <sup>1, 2</sup>	$V_{IA}$ , $V_{IB}$	$-0.3 \text{ V to V}_{DDI} + 0.3 \text{ V}$
Output Voltage <sup>1, 2</sup>	Voa, Vob	$-0.3$ to $V_{DDO} + 0.3$ V
Average Output Current, per Pin <sup>3</sup>	Io	-35 mA to +35 mA
Common-Mode Transients <sup>4</sup>	CM <sub>H</sub> , CM <sub>L</sub>	-100 kV/μs to +100 kV/μs

<sup>&</sup>lt;sup>1</sup> All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 7. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Functional Insulation	1131	V peak	50-year minimum lifetime
DC Voltage			
Functional Insulation	1131	V peak	50-year minimum lifetime

<sup>&</sup>lt;sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 8. Truth Table (Positive Logic)1

DISABLE	V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DDA</sub> /V <sub>DDB</sub> State	Voa Output	V <sub>OB</sub> Output	Notes
L	L	L	Powered	Powered	L	L	Outputs return to the input state within 1 µs of DISABLE = set to low.
L	L	Н	Powered	Powered	L	Н	Outputs return to the input state within 1 µs of DISABLE = set to low.
L	Н	L	Powered	Powered	Н	L	Outputs return to the input state within 1 µs of DISABLE = set to low.
L	Н	Н	Powered	Powered	Н	Н	Outputs return to the input state within 1 µs of DISABLE = set to low.
Н	X	Х	Powered	Powered	L	L	Outputs take on default low state within 3 µs of DISABLE = set to high.
L	L	L	Unpowered	Powered	L	L	Outputs return to the input state within 1 $\mu$ s of $V_{DD1}$ power restoration.
X	X	X	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within 50 µs of V <sub>DDA</sub> /V <sub>DDB</sub> power restoration.


<sup>&</sup>lt;sup>1</sup> X = don't care.

<sup>&</sup>lt;sup>2</sup> V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of a given channel, respectively.

<sup>&</sup>lt;sup>3</sup> See Figure 2 for information on maximum allowable current for various temperatures.

<sup>&</sup>lt;sup>4</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NC = NO CONNECT. NOT INTERNALLY CONNECTED.

Figure 3. Pin Configuration

**Table 9. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
2	$V_{IA}$	Logic Input A.
3	$V_{IB}$	Logic Input B.
4, 6	NC	No Connect. Not internally connected.
5	DISABLE	Input Disable. Disables the isolator inputs and refresh circuits. Outputs take on default low state.
7	$V_{DD1}$	Input Supply Voltage.
8	$GND_B$	Ground Reference for Output B.
9	$V_{OB}$	Output B.
10	$V_{DDB}$	Output B Supply Voltage.
11	$GND_A$	Ground Reference for Output A.
12	V <sub>OA</sub>	Output A.
13	$V_{DDA}$	Output A Supply Voltage.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Output Waveform for 2 nF Load with 12 V Output Supply




Figure 5. Output Matching and Rise Time Waveforms for 2 nF Load with 12 V Output Supply




Figure 6. Typical IDD1 Supply Current vs. Frequency




Figure 7. Typical  $I_{DDA}/I_{DDB}$  Supply Current vs. Frequency with 2 nF Load




Figure 8. Typical Propagation Delay vs. Junction Temperature




Figure 9. Typical Propagation Delay vs. Input Supply Voltage,  $V_{DDA}/V_{DDB} = 12 \text{ V}$ 




Figure 10. Typical Propagation Delay vs. Output Supply Voltage,  $V_{DD1} = 5 \text{ V}$ 




Figure 11. Typical Rise/Fall Time vs. Output Supply Voltage




Figure 12. Typical Propagation Delay, Channel-to-Channel Matching vs.
Output Supply Voltage




Figure 13. Typical Propagation Delay (PD) Channel-to-Channel Matching vs.  $Temperature, V_{DDA}/V_{DDB} = 12 V$ 




Figure 14. Typical Output Resistance vs. Output Supply Voltage




Figure 15. Typical Peak Output Current vs. Output Supply Voltage, 1.2  $\Omega$  Series Resistance

## APPLICATIONS INFORMATION PRINTED CIRCUIT BOARD (PCB) LAYOUT

The ADuM7223 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins. Use a small ceramic capacitor with a value between 0.01  $\mu F$  and 0.1  $\mu F$  to provide a good high frequency bypass. On the output power supply pins,  $V_{\text{DDA}}$  or  $V_{\text{DDB}}$ , it is recommended to add a 10  $\mu F$  capacitor in parallel to provide the charge required to drive the gate capacitance at the ADuM7223 outputs. On the output supply pins, avoid bypass capacitor use of vias, or employ multiple vias to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 20 mm for best performance. For best performance, place bypass capacitors as near to the device as possible.

#### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to a logic high output. The ADuM7223 specifies  $t_{\rm DLH}$  as the time between the rising input high logic threshold,  $V_{\rm IH}$ , to the output rising 10% threshold (see Figure 16). Likewise, the falling propagation delay,  $t_{\rm DHL}$ , is defined as the time between the input falling logic low threshold,  $V_{\rm IL}$ , and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, as is the industry standard for gate drivers.




Figure 16. Propagation Delay Parameters

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM7223 component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM7223 devices operating under the same conditions.

### THERMAL LIMITATIONS AND SWITCH LOAD CHARACTERISTICS

For isolated gate drivers, the necessary separation between the input and output circuits prevents the use of a single thermal pad beneath the device, and heat is, therefore, dissipated mainly through the package pins.

Power dissipation within the device is primarily driven by the effective load capacitance being driven, switching frequency, operating voltage, and external series resistance. Power dissipation within each channel can be calculated by

$$P_{DISSs} = C_{EFF} \times (V_{DDA} / V_{DDB})^2 \times f_{SW} \frac{R_{DSON}}{R_{DSON} + R_{GATE}}$$

where

 $C_{EFF}$  is the effective capacitance of the load.

 $V_{DDA/B}$  is the secondary side voltage.

 $f_{SW}$  is the switching frequency.

 $R_{DSON}$  is the internal resistance of the ADuM7223 (Roa, Rob).  $R_{GATE}$  is the external gate resistor.

To find temperature rise above ambient temperature, multiply total power dissipation by the  $\theta_{JA}$ , which is then added to the ambient temperature to find the approximate internal junction temperature of the ADuM7223.

Each of the ADuM7223 isolator outputs have a thermal shutdown protection function. This function sets an output to a logic low level when the rising junction temperature typically reaches 150°C and turns back on after the junction temperature has fallen from the shutdown value by about 10°C.

### **OUTPUT LOAD CHARACTERISTICS**

The ADuM7223 output signals depend on the characteristics of the output load, which is typically an N-channel MOSFET. The driver output response to an N-channel MOSFET load can be modeled with a switch output resistance ( $R_{SW}$ ), an inductance due to the PCB trace ( $L_{TRACE}$ ), a series gate resistor ( $R_{GATE}$ ), and a gate to source capacitance ( $C_{GS}$ ), as shown in Figure 17.

 $R_{SW}$  is the switch resistance of the internal ADuM7223 driver output (1.1  $\Omega$  typical for turn-on and 0.6  $\Omega$  for turn-off).  $R_{GATE}$  is the intrinsic gate resistance of the MOSFET and any external series resistance. A MOSFET that requires a 4 A gate driver has a typical intrinsic gate resistance of about 1  $\Omega$  and a gate-to-source capacitance ( $C_{GS}$ ) of between 2 nF and 10 nF.  $L_{TRACE}$  is the inductance of the PCB trace, typically a value of 5 nH or less for a well-designed layout with a very short and wide connection from the ADuM7223 output to the gate of the MOSFET.

The following equation defines the Q factor of the RLC circuit, which indicates how the ADuM7223 output responds to a step change. For a well-damped output, Q is less than one. Adding a series gate resistance dampens the output response.

$$Q = \frac{1}{(R_{SW} + R_{GATE})} \times \sqrt{\frac{L_{TRACE}}{C_{GS}}}$$

To reduce output ringing, add a series gate resistance to dampen the response. For applications using a load of 1 nF or less, add a series gate resistor of about 5  $\Omega$ . It is recommended that the Q factor be below 1 which results in a damped system, with a value of 0.7 as the recommended target.




Figure 17. RLC Model of the Gate of an N-Channel MOSFET

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim$ 1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1  $\mu$ s (typical) at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no internal pulses for more than about  $3~\mu s$  (typical), the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit. In addition, the outputs are in a low default state while the power is coming up before the UVLO threshold is crossed.

The limitation on the ADuM7223 magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM7223 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum_{n} r_n^2, n = 1, 2, ..., N$$

where:

 $\beta$  is the magnetic flux density (gauss).  $r_n$  is the radius of the nth turn in the receiving coil (cm). N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM7223 and an imposed requirement that the induced voltage is at most

50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 18.




Figure 18. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM7223 transformers. Figure 19 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM7223 is immune and only affected by extremely large currents operated at a high frequency and near the component. For the 1 MHz example, place a 0.5 kA current 5 mm away from the ADuM7223 to affect the operation of the component.




Figure 19. Maximum Allowable Current for Various Current to ADuM7223 Spacings

#### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM7223 isolator is a function of the supply voltage, channel data rate, and channel output load.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)}$$

$$f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$

$$f > 0.5 f_r$$

For each output channel, the supply current is given by

$$\begin{split} I_{DDO} &= I_{DDO\,(Q)} & f \leq 0.5 f_r \\ I_{DDO} &= \left(I_{DDO\,(D)} + (0.5) \times C_L V_{DDO}\right) \times (2 f - f_r) + I_{DDO\,(Q)} \\ & f > 0.5 f_r \end{split}$$

#### where:

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

*f* is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 $f_r$  is the input stage refresh rate (Mbps).

 $C_L$  is the output load capacitance (nF).

 $V_{DDO}$  is the output supply voltage (V).

To calculate the total  $I_{\rm DD1}$  and  $I_{\rm DD2}$  supply current, the supply currents for each input and output channel corresponding to  $I_{\rm DD1}$  and  $I_{\rm DD2}$  are calculated and totaled. Figure 6 provides total input  $I_{\rm DD1}$  supply current as a function of data rate for both input channels. Figure 7 provides total  $I_{\rm DD2}$  supply current as a function of data rate for both outputs loaded with 2 nF capacitance.

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM7223.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.


The values shown in Table 7 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition. In many cases, the approved working voltage is higher than a 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM7223 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 20, Figure 21, and Figure 22 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the *i*Coupler products and is the 50-year operating lifetime that Analog Devices recommends for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. Treat any crossinsulation voltage waveform that does not conform to Figure 21 or Figure 22 as a bipolar ac waveform, and limit its peak voltage to the 50-year lifetime voltage value listed in Table 7.

Note that the voltage presented in Figure 21 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.





RATED PEAK VOLTAGE

Figure 22. DC Waveform

### **OUTLINE DIMENSIONS**




Figure 23. 13-Terminal Land Grid Array [LGA] (CC-13-1) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	No. of Channels	Output Peak Current (A)	Minimum Output Voltage (V)	Junction Temperature Range	Package Description	Package Option	Ordering Quantity
ADuM7223ACCZ	2	4	4.5	-40°C to +125°C	13-Terminal LGA	CC-13-1	
ADuM7223ACCZ-RL7	2	4	4.5	-40°C to +125°C	13-Terminal LGA, 7"Tape and Reel	CC-13-1	1,000

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

### **NOTES**

### **NOTES**

**NOTES**