

SYA75608/612

8 or 12 Output Ultra-Low Additive Jitter PCIe 1/2/3/4/5/6 Clock Buffer for Automotive

Features

- Eight (SYA75608) and Twelve (SYA75612) PCIe 1.0, 2.0, 3.0, 4.0, 5.0, and 6.0 Compliant Outputs
- Ultra-Low Additive Jitter: 10 fs (PCle Gen5) and 6 fs (PCle Gen6)
- · Supports Frequencies of Up to 250 MHz
- · Transparent for Spread Spectrum
- Supports 1.8V ±10%, 2.5V ±10%, and 3.3V ±10%
 Power Supplies
- Outputs Low Power HCSL with Embedded Termination Resistors
- Selectable Pin or I²C Bus Control
- Individual Glitch Free Output Enable (OExb) Control Pins
- Accepts DC-Coupled HCSL Input Signal and AC-Coupled PECL, LVDS, and CML Input Signals
- Extended Temperature Range: -40°C to +105°C
- 6 mm x 6 mm VQFN (SYA75608) and 8 mm x 8 mm VQFN (SYA75612) package

Applications

- PCIe-Based SSD Drives
- ADAS
- Servers

General Description

The SYA75608 and SYA75612 are industry-leading PCle clock buffers with ultra-low additive jitter:

- 6 fs (PCle Gen6)
- 10 fs (PCle 5.0)
- 20 fs (PCIe 3.0/4.0)
- 52 fs in the 12 kHz to 20 MHz band

They can be used in all PCIe 1/2/3/4/5/6 common clock and SRIS applications.


SYA75608 and SYA75612 are, respectively, eight and twelve output PCIe clock buffers with glitch free per-output enable/disable control hardware pins. Devices are packaged in 6 mm x 6 mm VQFN (SYA75608) and 8 mm x 8 mm VQFN (SYA75612).


The SYA75608/612 each have an embedded low-dropout regulator (LDO) for superior power noise supply rejection. They support 1.8V, 2.5V, and 3.3V supplies with a tolerance of $\pm 10\%$, which exceeds the $\pm 9\%$ required by the PCIe Card Electro Mechanical Specification.

Both parts are available in the extended temperature range of -40°C to +105°C.


Both parts are also available with customized configurations to meet the customer's needs. Please visit the ClockWorks Configurator to design your particular specifications.


Package Types





Block Diagrams





1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Supply Voltage (V _{DD}) | |
|-----------------------------------|----|
| Input Voltage (V _{IN}) | |
| Input ESD Protection (HBM) | 22 |

Operating Ratings ‡

| 1.8V Operating Voltage (V _{DD}) | +1.62V to +1.98V |
|---|------------------|
| 2.5V Operating Voltage (V _{DD}) | +2.25V to +2.75V |
| 3.3V Operating Voltage (V _{DD}) | |

† Notice: Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions may affect device reliability.

‡ Notice: The data sheet limits are not guaranteed if the device is operated beyond the recommended operating conditions.

ELECTRICAL CHARACTERISTICS

| Electrical Characteristics: $V_{DD} = 3.3V \pm 10\%$, $V_{DD} = 2.5V \pm 10\%$, $V_{DD} = 1.8V \pm 10\%$, $T_A = -40^{\circ}$ C to +105°C. | | | | | | | | | | | |
|---|---------------------------|---------------------|------|---------------------|-------|--|--|--|--|--|--|
| Parameter | Symbol | Min. | Тур. | Max. | Units | Conditions | | | | | |
| Current Consumption | | | | | | | | | | | |
| Core Device Current | I _{DD} | _ | 13 | 15 | mA | All outputs and XTAL disabled. Both reference inputs fed with 100 MHz differential clock. | | | | | |
| Core Device Current | I _{DD_XTAL} | _ | 13 | 15 | mA | All outputs disabled; XTAL circuit enabled with 25 MHz Crystal connected between XIN and XOUT | | | | | |
| Current Dissipation per LPHCSL Output (100Ω) | lout_HCSL_100Ω | _ | 3.5 | 3.9 | mA | Note 1 | | | | | |
| Current Dissipation per LPHCSL Output (85Ω) | I _{OUT_HCSL_85Ω} | _ | 4.0 | 4.4 | mA | Note 1 | | | | | |
| Power Supply Noise Rejection Ratio | | | | | | | | | | | |
| Power Supply Noise Rejection Ratio | PSNRR _{HCSL} | _ | 70 | _ | dB | 100 mV _{PP} , 100 kHz noise injected to V _{DD} . Clock Frequency 100 MHz, V _{DD} = 3.3V, Note 4 | | | | | |
| Input | | | | | | | | | | | |
| Input Slew Rate | SR _{IN} | 0.6 | _ | _ | V/ns | Note 4 | | | | | |
| Differential Input High Voltage | V _{IH} | 0.15 | _ | _ | V | _ | | | | | |
| Differential Input Low Voltage | V _{IL} | _ | _ | -0.15 | V | _ | | | | | |
| Input Voltage Swing | V _{ASWING} | 0.15 | _ | _ | V | _ | | | | | |
| Absolute Crossing Point Voltage | V _{CROSS} | 0.25 | _ | 0.55 | V | Note 4 | | | | | |
| Variation of V _{CROSS} Over All Edges | V _{CROSSDELTA} | _ | _ | 0.14 | V | Note 4 | | | | | |
| Voltage High for Control Inputs | V _{IH_OE} | 0.7*V _{DD} | | _ | V | _ | | | | | |
| Voltage Low for Control Inputs | V _{IL_OE} | _ | _ | 0.3*V _{DD} | V | _ | | | | | |

ELECTRICAL CHARACTERISTICS (CONTINUED)

| Electrical Characteristics: $V_{DD} = 3.3V \pm 10\%$, $V_{DD} = 2.5V \pm 10\%$, $V_{DD} = 1.8V \pm 10\%$, $V_{A} = -40^{\circ}$ C to +105°C. | | | | | | | | | |
|--|----------------------|------------|------|------|-------|--|--|--|--|
| Parameter | Symbol | Min. | Тур. | Max. | Units | Conditions | | | |
| Input Leakage Current | I _{IL_IN} | - 5 | _ | 5 | μA | $V_{IN} = V_{DD}, V_{IN} = GND$ | | | |
| Input Capacitance | C _{IN} | _ | | 5 | pF | Note 4 | | | |
| Input Leakage Current for OE Inputs | I _{IL_OE} | -5 | _ | 70 | μA | $V_{IN} = V_{INMAX}$, $V_{IN} = GND$; includes current due to pull down resistors | | | |
| Single-Ended Input Common Mode Voltage (IN_p) | V _{SIC} | 0.25 | _ | 0.55 | V | HCSL common mode | | | |
| Single-Ended Input Voltage Swing for IN_p | V_{SID} | 0.3 | _ | 1.45 | | _ | | | |
| Maximum Input Voltage | V _{IN(MAX)} | _ | _ | 1.15 | V | _ | | | |
| Minimum Input Voltage | V _{IN(MIN)} | -0.3 | _ | _ | V | _ | | | |
| Differential Input Frequency | f _{IN} | 0 | _ | 250 | MHz | Note 2 | | | |
| Single-Ended Input Frequency | f _{IN_SE} | 0 | _ | 250 | MHz | Note 2, Note 4 | | | |
| Input Duty Cycle | DC | 35 | _ | 65 | % | 250 MHz input clock, Note 3, Note 4 | | | |
| Input Multiplexer Isolation IN0_p/n to IN1_p/n and Vice Versa | 1 | _ | -84 | ı | dBo | f _{IN} = 100 MHz, Note 2, Power on both inputs 0 dBm, f _{OFFSET} >50 kHz, Note 4 | | | |
| | I _{SO} | _ | -82 | _ | - dBc | f _{IN} = 250 MHz, Note 2, Power on both inputs 0 dBm, f _{OFFSET} >50 kHz, Note 4 | | | |

- Note 1: Tested with 100 MHz clock with outputs driving 4" long trace terminated with 2 pF Capacitors to ground.
 - 2: Output Enable control (pin or register) is synchronous with the input clock and it takes four rising edges before output gets enabled or disabled. Hence the minimum input frequency is greater than 0 Hz. Once the outputs are enabled the input clock frequency can be reduced to 0 Hz.
 - 3: Minimum and maximum duty cycles should be scaled for different input frequencies. For example, a 10 MHz input clock would have a minimum duty cycle of 1.5% and a maximum duty cycle of 98.5%.
 - **4:** Ensured by design and/or characterization. Not tested in production.

CRYSTAL OSCILLATOR CHARACTERISTICS

Electrical Characteristics: $V_{DD}/V_{DDO} = 3.3V \pm 10\%$, $V_{DD}/V_{DDO} = 2.5V \pm 10\%$, $V_{DD}/V_{DDO} = 1.8V \pm 10\%$, $V_{A} = -40^{\circ}$ C to $\pm 105^{\circ}$ C.

| Parameters | Symbol | Min. | Тур. | Max. | Units | Conditions | | | | |
|--|----------------|------|------|--------|-------|--|--|--|--|--|
| Mode of Oscillation | _ | _ | _ | _ | _ | Fundamental | | | | |
| Frequency | f | 8 | _ | 160 | MHz | High frequency crystal needs lower motion resistance. For example, the motion resistance for 156.25 MHz needs to be lower than 25Ω . Note 3 | | | | |
| On-Chip Load Capacitance in I ² C Bus Controlled Mode | C _L | 0 | _ | 23.815 | pF | The values are programmable. On the top of this, there are intrinsic pin capacitances and the capacitance of PCB trace connecting to the crystal. Note 3 | | | | |

CRYSTAL OSCILLATOR CHARACTERISTICS (CONTINUED)

Electrical Characteristics: $V_{DD}/V_{DDO} = 3.3V \pm 10\%$, $V_{DD}/V_{DDO} = 2.5V \pm 10\%$, $V_{DD}/V_{DDO} = 1.8V \pm 10\%$, $T_{A} = -40^{\circ}$ C to +105°C.

| Parameters | Symbol | Min. | Тур. | Max. | Units | Conditions | | |
|---|-----------------|------|------|------|-------|---|--|--|
| On-Chip Load Capacitance in Pin Controlled Mode | _ | _ | 4 | _ | pF | Fixed. Note 3 | | |
| On-Chip Series Resistor in Pin Controlled Mode | _ | _ | 150 | _ | Ω | Fixed. Note 3 | | |
| On-Chip Shunt Resistor | R | _ | 500 | _ | kΩ | _ | | |
| Frequency in Overdrive Mode (Note 1) | f _{OV} | 8 | _ | 160 | MHz | Functional, but may not meet AC parameters. Minimum depends on AC coupling Capacitor (0.1 µF assumed). Note 3 | | |
| Frequency in Bypass Mode (Note 2) | f _{BP} | 0 | _ | 250 | MHz | Functional, but may not meet AC parameters. Note 3 | | |

Note 1: Maximum input level is 2V.

2: Maximum output level is V_{DD}.

3: Ensured by design and/or characterization. Not tested in production.

OUTPUT ELECTRICAL CHARACTERISTICS

Electrical Characteristics: $V_{DD} = 3.3V \pm 10\%$, $V_{DD} = 2.5V \pm 10\%$, $V_{DD} = 1.8V \pm 10\%$, $V_{A} = -40$ °C to +105°C, unless noted. $C_{LOAD} = 2$ pF.

| Parameters | Symbol | Min. | Тур. | Max. | Units | Conditions |
|--|--------------------------|------|---------|------|------------------|--|
| | Cymbol | | | | | |
| Rising Edge Rate | _ | 1 | 2.5 | 4 | V/ns | Note 1, Note 2 |
| Falling Edge Rate | _ | 1 | 2.5 | 4 | V/ns | Note 1, Note 2 |
| Differential Output High Voltage | V _{OH} | 0.6 | _ | 0.9 | V | Note 1 |
| Differential Output Low Voltage | V _{OL} | -0.9 | _ | -0.6 | V | Note 1 |
| Absolute Crossing Voltage | V _{CROSS} | 0.25 | _ | 0.55 | V | Note 3, Note 4, Note 5, Note 13 |
| Variation of V _{CROSS} Over All Rising Clock Edges | V _{CROSS_DELTA} | _ | _ | 0.14 | V | Note 3, Note 4, Note 6, Note 13 |
| Ring Back Voltage Margin | V _{RB} | -0.1 | _ | 0.1 | V | Note 1, Note 7, Note 13 |
| Time before V _{RB} is Allowed | t _{STABLE} | 500 | _ | _ | ps | Note 1, Note 7, Note 13 |
| Cycle-to-Cycle Additive Jitter | t _{OCJITTER} | _ | 6.5 | 8.1 | ps _{PP} | Note 1, Note 13 |
| Absolute Maximum Output Voltage | V _{MAX} | _ | _ | 1.15 | V | Note 3, Note 8, Note 13 |
| Absolute Minimum Output Voltage | V _{MIN} | -0.3 | _ | _ | V | Note 3, Note 9, Note 13 |
| Output Duty Cycle | ODC | 48 | 50 | 52 | % | When input has 50% duty cycle and V _{IN} ≥ 200 mV, Note 1 |
| Rising-to-Falling Edge Matching | _ | _ | _ | 15 | % | Note 3, Note 10 |
| Clock Source DC Impedance (OUTx_p) | Z _{C-DC_OUT_p} | _ | 50/42.5 | _ | Ω | OUT_IPL_SEL = low/high, Note 3, Note 11 |

OUTPUT ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: V_{DD} = 3.3V ±10%, V_{DD} = 2.5V ±10%, V_{DD} = 1.8V ±10%, T_A = -40°C to +105°C, unless noted. C_{LOAD} = 2 pF.

| Parameters | Symbol | Min. | Тур. | Max. | Units | Conditions |
|---------------------------------------|-------------------------|------|---------|------|--------|--|
| Clock Source DC Impedance (OUTx_n) | Z _{C-DC_OUT_n} | _ | 50/42.5 | _ | Ω | OUT_IPL_SEL = low/high, Note 3, Note 11 |
| Output Frequency | f _{MAX} | 0 | _ | 250 | MHz | _ |
| Output-to-Output Skew | t _{oosk} | | _ | 30 | ps | Note 13 |
| Device-to-Device Output Skew | t _{DOOSK} | _ | _ | 0.6 | ps | Note 13 |
| Input-to-Output Delay | t _{IOD} | 1 | 1.4 | 2 | ns | Note 13 |
| Output Enable Time | t _{EN} | _ | _ | 5 | cycles | Note 12 |
| Output Disable Time | t _{DIS} | _ | _ | 6 | cycles | Note 12 |

- Note 1: Measurement taken from differential waveform.
 - 2: Measured from –150 mV to +150 mV on the differential waveform (derived from OUTx_p to OUTx_n). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See Figure 1-5.
 - 3: Measurement taken from single ended waveform.
 - **4:** Measured at crossing point where the instantaneous voltage value of the rising edge of OUTx_p equals the falling edge of OUTx_n. See Figure 1-1.
 - 5: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 1-1.
 - **6:** Defined as the total variation of all crossing voltages of Rising OUTx_p and Falling OUTx_n. This is the maximum allowed variance in V_{CROSS} for any particular system. See Figure 1-2.
 - 7: t_{STABLE} is the time the differential clock must maintain a minimum ±150 mV differential voltage after rising/falling edges before it is allowed to droop back into the V_{RB} ±100 mV differential range. See Figure 1-6.
 - 8: Defined as the maximum instantaneous voltage including overshoot. See Figure 1-1.
 - 9: Defined as the minimum instantaneous voltage including undershoot. See Figure 1-1.
 - 10: Matching applies to rising edge rate for OUTx_p and falling edge rate for OUTx_n. It is measured using a ±75 mV window centered on the median cross point where OUTx_p rising meets OUTx_n falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of OUTx_p should be compared to the Fall Edge Rate of OUTx_n; the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 1-3.
 - 11: System board compliance measurements must use the test load card described in Figure 1-7. OUTx_p and OUTx_n are to be measured at the load capacitors C_{LOAD}. Single-ended probes must be used for measurements requiring single-ended measurements. Either single-ended probes with math or differential probe can be used for differential measurements. Test load C_{LOAD} = 2 pF.
 - **12:** Output Enable control (pin or register) is synchronous with the input clock and it takes four rising edges before output gets enabled or disabled. Hence the minimum input frequency is greater than 0 Hz. Once the outputs are enabled the input clock frequency can be reduced to 0 Hz.
 - 13: Ensured by design and/or characterization. Not tested in production.

SYA75608/612

JITTER AND PHASE NOISE

| Parameters | Symbol | Min. | Тур. | Max. | Units | Conditions |
|---|-----------------------------|------|------|------|-------------------|--|
| Peak-to-Peak Additive Jitter | A _{JRMS_PP} | _ | 4 | 5.1 | ps | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 1.0 (1.5 MHz to 22 MHz) | t _{jPCle_1.0} | _ | 0.7 | 0.9 | ps _{RMS} | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 2.0 High Band (1.5 MHz to 50 MHz) | t _{jPCle_2.0_high} | _ | 79 | 100 | fs _{RMS} | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 2.0 Low Band (10 kHz to 1.5 MHz) | tjPCle_2.0_low | _ | 16 | 21 | fs _{RMS} | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 2.0 Mid Band (5 MHz to 16 MHz) | t _j PCle_2.0_mid | _ | 62 | 79 | fs _{RMS} | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 3.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz) | t _{jPCle_3.0} | _ | 20 | 25 | fs _{RMS} | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 4.0 (PLL_BW = 2 MHz to 5 MHz, CDR = 10 MHz) | t _{jPCle_4.0} | _ | 20 | 25 | fs _{RMS} | Note 1, Note 2, Note 4 |
| Additive Jitter per PCIe 5.0 (PLL_BW = 0.5 MHz to 1.8 MHz, CDR for 32 GT/s CC) | t _j PCle_5.0 | _ | 8.2 | 10 | fs _{RMS} | Note 2, Note 3, Note 4 |
| Additive Jitter per PCIe 6.0 (PLL_BW = 0.5 MHz to 1.0 MHz, CDR for 64 GT/s CC) | ^t jPCle_6.0 | | 5.2 | 6.2 | fs _{RMS} | Note 2, Note 3, Note 4 |
| Additive jitter per Intel QPI 9.6 Gbps | t _{jQPI} | _ | 35 | 45 | fs _{RMS} | Note 1, Note 2, Note 4 |
| Additive RMS Jitter in | | _ | 53 | 67 | fs _{RMS} | Note 1, Note 2, Note 4, 100 MHz Clock |
| 1 MHz to 20 MHz Band | t _{j_1M_} 20M | _ | 41 | 56 | fs _{RMS} | Note 1, Note 2, Note 4, 133 MHz Clock |
| Additive RMS Jitter in | _ | _ | 54 | 64 | fs _{RMS} | Note 1, Note 2, Note 4, 100 MHz Clock |
| 12 kHz to 20 MHz Band | ^t j_12k_20M | _ | 39 | 54 | fs _{RMS} | Note 1, Note 2, Note 4, 133 MHz Clock |
| Naisa Flace | N | _ | -165 | -163 | dBc/Hz | Note 1, Note 2, Note 4, 100 MHz Clock |
| Noise Floor | N _F | _ | -165 | -162 | dBc/Hz | Note 1, Note 2, Note 4, 133 MHz Clock |

Note 1: Measured into AC test load as per Figure 1-7.

2: Measured from differential crossing point to differential crossing point.

3: Measured with 50Ω termination in instrument without a test load.

4: Ensured by design and/or characterization. Not tested in production.

I²C BUS ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Min. | Тур. | Max. | Units | Conditions |
|---|---------------------|----------------|------|---------------------|-----------------|---|
| Nominal Bus Voltage | V _{DD_I2C} | 1.62 | _ | 5.5 | V | Note 1 |
| Input Low Voltage | V_{IL} | _ | | 0.6 | V | _ |
| Input High Voltage | V_{IH} | 1.5 | | V _{DD_I2C} | V | _ |
| Output Low Voltage | V_{OL} | _ | | 0.4 | V | At I _{PULLUP(MAX)} |
| Input Leakage Current | I_{LEAK} | _ | | ±10 | μA | _ |
| Current Sinking at V _{OL(MAX)} | I _{PULLUP} | 4 | _ | _ | mA | _ |
| Pin Capacitive Load | C_L | _ | _ | 1 | pF | Note 5 |
| Signal Noise Immunity from 10 MHz to 100 MHz | V_{NOISE} | 300 | _ | _ | ${\rm mV_{PP}}$ | Note 5 |
| Noise Spike Suppression Time | t _{SPIKE} | 0 | _ | 50 | ns | Note 3, Note 5 |
| I ² C Bus Operating Frequency | f _{I2C} | 0 | _ | 400 | kHz | Note 5 |
| Bus Free Time between Stop and Start Condition | t _{BUF} | 1.3 | _ | _ | μs | Note 5 |
| Hold Time After (Repeated) Start Conditions | t _{HD:STA} | 0.6 | _ | _ | μs | After this period, the first clock is generated. Note 5 |
| Repeated Start Condition Setup Time | t _{SU:STA} | 0.6 | _ | _ | μs | Note 5 |
| Stop Condition Setup Time | t _{SU:STO} | 0.6 | | | μs | Note 5 |
| Data Hold Time | t _{HD:DAT} | 0 | _ | 0.9 | μs | Note 4, Note 5 |
| Data Setup Time | t _{SU:DAT} | 100 | _ | _ | ns | Note 5 |
| Clock Low Period | t_{LOW} | 1.3 | _ | _ | μs | Note 5 |
| Clock High Period | t _{HIGH} | 0.6 | | _ | μs | Note 5 |
| Clock/Data Fall Time | t _F | 20 + 0.1*Cb | _ | 250 | ns | Note 2, Note 5 |
| Clock/Data Rise Time | t _R | 20 + 0.1*Cb | | 250 | ns | Note 2, Note 5 |

Note 1: 3V to 5V ±10%.

5: Ensured by design and/or characterization. Not tested in production.

^{2:} Rise and fall time is defined as follows: $t_R = (V_{IL(MAX)} - 0.15)$ to $(V_{IH(MIN)} + 0.15)$; $t_F = (V_{IH(MIN)} - 0.15)$ to $(V_{IL(MAX)} + 0.15)$.

^{3:} Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

^{4:} The maximum hold time has to be less than the maximum data valid or data valid acknowledge time as per Table 10, note [4] of I²C bus Rev. 6 specification.

TEMPERATURE SPECIFICATIONS

| Parameters | Sym. | Min. | Тур. | Max. | Units | Conditions | | | |
|--|-----------------|------|------|------|-------|-----------------|--|--|--|
| Temperature Ranges | | | | | | | | | |
| Ambient Operating Temperature Range | T _A | -40 | _ | +105 | °C | _ | | | |
| Storage Temperature Range | T _S | -65 | _ | +150 | °C | _ | | | |
| Package Thermal Resistances | | | | | • | | | | |
| | | _ | 29 | _ | °C/W | Still-Air | | | |
| Junction to Ambient Thermal Resistance 6x6 VQFN-48Ld | Θ_{JA} | _ | 24 | _ | °C/W | 1 m/s airflow | | | |
| Tresistance one varivi-rola | | _ | 22 | _ | °C/W | 2.5 m/s airflow | | | |
| Junction to Board Thermal Resistance 6x6 VQFN-48Ld | ӨЈВ | _ | 8 | _ | °C/W | _ | | | |
| Junction to Case Thermal Resistance 6x6 VQFN-48Ld | θ _{JC} | _ | 18 | _ | °C/W | _ | | | |
| Thermal Characterization, Junction to Top of Package 6x6 VQFN-48Ld | Ψ_{JB} | _ | 1 | _ | °C/W | Still-Air | | | |
| | | _ | 28 | _ | °C/W | Still-Air | | | |
| Junction to Ambient Thermal Resistance 8x8 VQFN-56Ld | Θ_{JA} | _ | 23 | _ | °C/W | 1 m/s airflow | | | |
| Tresistance one varive-octu | | _ | 22 | _ | °C/W | 2.5 m/s airflow | | | |
| Junction to Board Thermal Resistance 8x8 VQFN-56Ld | ӨЈВ | _ | 8 | _ | °C/W | _ | | | |
| Junction to Case Thermal Resistance 8x8 VQFN-56Ld | θ _{JC} | _ | 14 | _ | °C/W | _ | | | |
| Thermal Characterization, Junction to Top of Package 8x8 VQFN-56Ld | Ψ_{JB} | _ | 1 | _ | °C/W | Still-Air | | | |




FIGURE 1-1: Single-Ended Measurement Points for Absolute Cross Point and Swing.




FIGURE 1-2: Single-Ended Measurement Points for Delta Cross Point.




FIGURE 1-3: Single-Ended Measurement Points for Rise and Fall Time Matching.




FIGURE 1-4: Differential Measurement Points for Duty Cycle and Period.




FIGURE 1-5: Differential Measurement Points for Rise and Fall Time.




FIGURE 1-6: Differential Measurement Points for Ringback.




FIGURE 1-7: PCIe Test Load.

2.0 TYPICAL OPERATING CHARACTERISTICS




FIGURE 2-1: Typical Expected Phase Noise.

3.0 PIN DESCRIPTIONS

All device inputs and outputs are LPHCSL unless described otherwise. The Type column uses the following symbols:

- I: Input
- IPU: Input with 100 $k\Omega$ internal pull-up resistor
- IPD: Input with 100 $k\Omega$ internal pull-down resistor
- O: Output
- I/OOD: Input/Open-Drain Output
- NC: No Connect
- · P: Power Supply

The descriptions of the pins are listed in Table 3-1 and Table 3-2.

TABLE 3-1: SYA75608 PIN FUNCTION TABLE

| IABLE 3-1. | 31A73000 | 1 114 1 0140 | CHON IABLE | | | | | | |
|------------|----------------------|--------------|---|--------------------|------------------------------|--|--|--|--|
| Pin Number | Pin Name | Pin Type | | De | scription | | | | |
| 16 | IN0_p | | Differential/Sin | gle Ended Refer | ences 0 and 1 | | | | |
| 17 | IN0_n | | In most for any areas. | | EO MILI- | | | | |
| 21 | IN1_p | | input frequency | range >0 Hz to 2 | 50 MHZ | | | | |
| 20 | IN1_n | | Note: >0 Hz means frequency higher than DC. Output Enable control pins (OEnb) need four clock cycles before the corresponding output ge enabled/disable. This feature ensures glitch free transition of the output | | | | | | |
| 1 | OUT0_p | | | | | | | | |
| 2 | OUT0_n | | | | | | | | |
| 4 | OUT1_p | | | | | | | | |
| 5 | OUT1_n | | | | | | | | |
| 8 | OUT2_p | | Ultra-Low Addi | tive Jitter Differ | ential LPHCSL Outputs 0 to 7 | | | | |
| 9 | OUT2_n | | | | <u>-</u> | | | | |
| 11 | OUT3_p | | Output frequenc | y range >0 Hz to | 250 MHz | | | | |
| 12 | OUT3_n | 0 | In I ² C bus controlled mode (SEL pin pulled high on the power up) outpenable is controlled via internal registers | | | | | | |
| 25 | OUT4_p | | | | | | | | |
| 26 | OUT4_n | | | | 3 | | | | |
| 28 | OUT5_p | | In Hardware control mode (SEL pin pulled low on the power up) output enable is controlled by OE n pins. | | | | | | |
| 29 | OUT5_n | | enable is control | lied by OE_n pins | 5. | | | | |
| 32 | OUT6_p | | | | | | | | |
| 33 | OUT6_n | | | | | | | | |
| 35 | OUT7_p | | | | | | | | |
| 36 | OUT7_n | | | | | | | | |
| | | | Input Select 0 or I ² C Address When SEL pin is low, this pin is Input Select 0 hardware control input. When SEL pin is high, this pin together with pin 44 provides address for I ² C Bus. This pin is pulled down with 100 k Ω resistor. | | | | | | |
| 45 | IN_SEL0 /I2C_SA_0 | IPD | IN_SEL1 | IN_SEL0 | OUTN | | | | |
| | /120_0/_0 | | 0 | 0 | Input 0 (IN0) | | | | |
| | | | 0 | 1 | Input 1 (IN1) | | | | |
| | | | 1 0 Crystal Oscillator or Overdrive | | | | | | |
| | | | 1 | 1 | Crystal Bypass | | | | |
| 44 | IN_SEL1 /I2C_SA_1 | IPD | Input Select 1 or Serial Interface Input When SEL pin is low, this pin is Input Select 1 hardware control pin. When SEL pin is high, this pin together with pin 45 provides address for I^2C Bus. This pin is pulled down with 100 k Ω resistor. | | | | | | |

TABLE 3-1: SYA75608 PIN FUNCTION TABLE (CONTINUED)

| Pin Number | Pin Name | Pin Type | - | De | scription | | |
|------------|----------------------|----------|---|--|--|--|--|
| | | - | | ype or I ² C Bus | | | |
| | | | When SEL pin is low this pin and pin 42 selects output type. | | | | |
| | | | OE_TYPE1 | OE_TYPE0 | Output [7:0] state when OE_n is high | | |
| 40 | OE TYPE0 | IDD/O | 0 | 0 | Both p and n are pulled low via internal output termination resistors per standard HCSL (PCIe) | | |
| 43 | /I2C_SCL | IPD/O | 0 | 1 | Drive Differential Low: p is pulled low and n is pulled high via output termination resistors | | |
| | | | 1 | 0 | Reserved | | |
| | | | 1 | 1 | High-Z (disabled) | | |
| | | | When SEL pin is with 100 kΩ resi | s high this pin is I ² C Bus Clock. This pin is pulled dov sistor. | | | |
| 42 | OE_TYPE1/ I2C_SDA | IPD/OOD | Output Signal Type or I^2C Bus I/O Data When SEL pin is low, this pin and pin 43 selects output type. When SEL pin is high, this pin is an I/O pin (Input/Open-Drain) for I^2C Bus. This pin is pulled down with 100 k Ω resistor. | | | | |
| 48 | OE0b | | Output Enable Control | | | | |
| 47 | OE1b | | | | | | |
| 14 | OE2b | | | When OEnb is low, the output n where $n = \{0,,7\}$ is active. | | | |
| 13 | OE3b | | When OEnb is high, the output is dependent on OE_TYPE0/1 pins OEnb is synchronous and it need four clock cycles before the corresponding output gets enabled/disabled. | | | | |
| 23 | OE4b | IPD | | | | | |
| 22 | OE5b | | corresponding o | atput gets chabit | cu/disabled. | | |
| 38 | OE6b | | OEnb pins are p | ulled-down with | 100 kΩ resistor. | | |
| 37 | OE7b | | | | | | |
| 18 | XIN | I | Overdrive Mode | 9 | stal Bypass Mode or Crystal down this pin or connect it to ground. | | |
| 19 | XOUT | 0 | Crystal Oscillat | or Output | | | |
| 41 | SEL | IPD | Select Control When this pin is low, the device is controlled via hardware pins, IN_SEL0/1 and OE_TYPE0/1. When this pin is high, the device is controlled via I ² C Bus port. Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly. This pin is pulled down with 100 k Ω resistor. | | | | |
| 24 | OUT_IMP_SEL | IPD | Output Impedance Select When this pin is low, the output differential impedance is 100Ω When this pin is high, the output differential impedance is 85Ω This pin is pulled down with $100 \text{ k}\Omega$ resistor. | | | | |
| 15 | | | Decitive Commit | . Valtars | | | |
| 39 | VDD | Р | Positive Supply Voltage Connect to 3.3V, 2.5V, or 1.8V supply. | | | | |
| 46 | | | 0.00 | , v, o. 1.0 v 30 | | | |

TABLE 3-1: SYA75608 PIN FUNCTION TABLE (CONTINUED)

| Pin Number | Pin Name | Pin Type | Description |
|------------|----------|----------|--|
| 3 | | | |
| 10 | \/DD0 | Р | Positive Supply Voltage for Differential Outputs Connect to 3.3V, 2.5V or 1.8V supply. These pins power up differential |
| 27 | VDDO | F | outputs OUT[7:0] p/n. |
| 34 | | | |
| 40 | VPP | Р | Positive Supply Voltage for Programming OTP Memory This pin is used for generating custom configurations on ATE. Connect to ground for normal operation. |
| 6 | | | |
| 7 | | | |
| 30 | GND | Р | Ground Connect to ground. |
| 31 | | | Connect to ground. |
| ePAD | | | |

TABLE 3-2: SYA75612 PIN FUNCTION TABLE

| IABLE 3-2: | 51A/5612 | PIN FUNC | TION TABLE |
|------------|----------|----------|---|
| Pin Number | Pin Name | Pin Type | Description |
| 20 | IN0_p | | Differential/Single-Ended References 0 and 1 |
| 21 | IN0_n | | |
| 25 | IN1_p | | Input frequency range >0 Hz to 250 MHz |
| 24 | IN1_n | | Note: >0 Hz means frequency higher than DC. Output Enable control pins (OEnb) need four clock cycles before the corresponding output get enabled/disable. This feature ensures glitch free transition of the outputs. |
| 1 | OUT0_p | | |
| 2 | OUT0_n | | |
| 4 | OUT1_p | | |
| 5 | OUT1_n | | |
| 6 | OUT2_p | | |
| 7 | OUT2_n | | |
| 8 | OUT3_p | | |
| 9 | OUT3_n | | |
| 10 | OUT4_p | | Ultra-Low Additive Jitter Differential LPHCSL Outputs 0 to 11 |
| 11 | OUT4_n | | olda-Low Additive office Billerential El 1100L outputs o to 11 |
| 13 | OUT5_p | | Output frequency range >0 Hz to 250 MHz |
| 14 | OUT5_n | | In I ² C bus controlled mode (SEL pin pulled high on the power up) output |
| 29 | OUT6_p | 0 | enable is controlled via internal registers |
| 30 | OUT6_n | | enasio io controllor via montali regiotore |
| 32 | OUT7_p | | In Hardware control mode (SEL pin pulled low on the power up) output |
| 33 | OUT7_n | | enable is controlled by OE_n pins. |
| 34 | OUT8_p | | |
| 35 | OUT8_n | | |
| 36 | OUT9_p | | |
| 37 | OUT9_n | | |
| 38 | OUT10_p | | |
| 39 | OUT10_n | | |
| 41 | OUT11_p | | |
| 42 | OUT11_n | | |
| | | | |

TABLE 3-2: SYA75612 PIN FUNCTION TABLE (CONTINUED)

| Pin Number | Pin Name | Pin Type | Description | | | | |
|------------|----------------------|----------|--|--|--|--|--|
| | | 1300 | Input Select 0 o | | para | | |
| | | | When SEL pin is low, this pin is Input Select 0 hardware control input. When SEL pin is high, this pin together with pin 51 provides address for I ² C Bus. This pin is pulled down with 100 k Ω resistor. | | | | |
| 52 | IN_SEL0 | IPD | IN_SEL1 | IN_SEL0 | OUTN | | |
| " | /I2C_SA_0 | | 0 | 0 | Input 0 (IN0) | | |
| | | | 0 | 1 | Input 1 (IN1) | | |
| | | | 1 | 0 | Crystal Oscillator or Overdrive | | |
| | | | 1 | 1 | Crystal Bypass | | |
| 51 | IN_SEL1 /I2C_SA_1 | IPD | | s low, this pin is list high, this pin to | nput Select 1 hardware control pin. gether with pin 52 provides address for | | |
| | | | Output Signal T When SEL pin is | | Clock pin 49 selects output type. | | |
| | | | OE_TYPE1 | OE_TYPE0 | Output [11:0] state when OE_n is high | | |
| 50 | OE_TYPE0 /I2C_SCL | IPD/O | 0 | 0 | Both p and n are pulled low via internal output termination resistors per standard HCSL (PCIe) | | |
| 50 | | | 0 | 1 | Drive Differential Low: p is pulled low and n is pulled high via output termination resistors | | |
| | | | 1 | 0 | Reserved | | |
| | | | 1 | 1 | High-Z (Disabled) | | |
| | | | When SEL pin is high this pin is I^2C Bus Clock. This pin is pulled-down with 100 k Ω resistor. | | | | |
| 49 | OE_TYPE1 /I2C_SDA | IPD/OOD | | s low, this pin and s high, this pin is | d pin 50 selects output type. an I/O pin (Input/Open-Drain) for I ² C | | |
| 56 | OE0b | | | | | | |
| 55 | OE1b | | | | | | |
| 54 | OE2b | | | 0 | | | |
| 17 | OE3b | | Output Enable (| | where n = {0,,11} is active | | |
| 16 | OE4b | | | | dependent on OE_TYPE0/1 pins | | |
| 15 | OE5b | IPD | | | | | |
| 27 | OE6b | | OEnb is synchro corresponding or | | four clock cycles before the | | |
| 26 | OE7b | | Corresponding 0 | arpar gers enable | Saraisabica. | | |
| 19 | OE8b | | OEnb pins are p | ulled-down with | 100 kΩ resistor. | | |
| 45 | OE9b | | | | | | |
| 44 | OE10b | | | | | | |
| 43 | OE11b | | 0 | | Asi Damasa Malaya Quant | | |
| 22 | XIN | I | Crystal Oscillator Input or Crystal Bypass Mode or Crystal Overdrive Mode If crystal circuit is not used pull-down this pin or connect it to the ground. | | | | |
| 23 | XOUT | 0 | Crystal Oscillat | | | | |

SYA75608/612

TABLE 3-2: SYA75612 PIN FUNCTION TABLE (CONTINUED)

| IADLL 5-2. | TABLE 0-2. OTA/00121 INTO HOLD TABLE (GOTTINGED) | | | |
|------------|--|----------|--|--|
| Pin Number | Pin Name | Pin Type | Description | |
| 48 | SEL | IPD | Select control When this pin is low, the device is controlled via hardware pins, IN_SEL0/1 and OE_TYPE0/1. When this pin is high, the device is controlled via I 2 C Bus port. Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly. This pin is pulled down with 100 k Ω resistor. | |
| 28 | OUT_IMP_SEL | IPD | Output Impedance Select When this pin is low, the output differential impedance is 100Ω When this pin is high, the output differential impedance is 85Ω This pin is pulled down with $100~k\Omega$ resistor. | |
| 18 | | | - ··· - · · · · · · | |
| 46 | VDD | Р | Positive Supply Voltage Connect to 3.3V, 2.5V, or 1.8V supply. | |
| 53 | | | Confidence 0.0 V, 2.0 V, or 1.0 V supply. | |
| 3 | | | | |
| 12 | VDDO | Р | Positive Supply Voltage for Differential Outputs | |
| 31 | VDDO | P | Connect to 3.3V, 2.5V, or 1.8V power supply. These pins power up differential outputs OUT[11:0]_p/n. | |
| 40 | | | amoronnan oarpato oo t[ttto]_ptm | |
| 47 | VPP | Р | Positive Supply Voltage for Programming OTP Memory This pin is used for generating custom configurations on ATE. Connect to ground for normal operation. | |
| ePAD | GND | Р | Ground Connect to ground | |

4.0 FUNCTIONAL DESCRIPTION

The SYA75608 and SYA75612, respectively, are 2-to-8 and 2-to-12 PCIe clock buffers with ultra-low additive jitter. They can be used in all PCIe 1/2/3/4/5 common clock and SRIS applications.

Each output can be enabled/disabled glitch-free via dedicated OE pins or via I²C bus.

The SYA75608/612 each have an embedded low-dropout regulator (LDO) for superior power noise supply rejection. They support 1.8V, 2.5V, and 3.3V supplies with tolerance of $\pm 10\%$, which exceeds the $\pm 9\%$ required by PCIe Card Electro Mechanical Specification.

Besides operating as fanout buffers, these devices can work as fixed frequency clock generators with external crystal. Supported crystal frequencies are 8 MHz to 160 MHz.

4.1 Clock Input

The following figures show how to terminate input of the device in most common cases: Low Power HCSL (LPHCSL), HCSL, and single-ended LVCMOS.




FIGURE 4-1: Input Driven by LPHCSL Driver.




FIGURE 4-2: Input Driven by HCSL Driver.

Figure 4-3 shows how to interface an LVDS driver to the SY75608/612 input. The 100Ω termination resistor is placed before AC coupling capacitors because some LVDS drivers need a DC path between p and n outputs.

If the LVDS driver does not need the DC path between p and n, the 100Ω resistor can be placed after the AC coupling capacitors. Alternatively, R1 and R2 can be selected to act as biasing and termination resistors. In that case, the 100Ω resistor can be removed.




FIGURE 4-3: Input Driven by LVDS Driver.

Figure 4-4 shows how to terminate a single-ended output, such as LVCMOS. This example assumes 50Ω transmission line, which is the most common for single-ended CMOS signaling. Ideally, resistors R1 and R2 should be 100Ω each and R_O + R_S should be 50Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input, but this should be fine as long as the input voltage swing requirement is not violated (Figure 1-3). The source resistors of R_S = 270Ω could be used for a standard LVCMOS driver. This will provide 516 mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3V/2)*(1/(270\Omega + 50\Omega))$ = 5.16 mA.

For optimum performance both differential input pins (_p and _n) need to be DC-biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.




FIGURE 4-4: Input Driven from a Single-Ended CMOS Output.

4.2 Clock Outputs

Differential outputs have embedded termination resistors as shown in Figure 4-5. This provides significant saving relative to traditional current-based HCSL outputs that require four resistors per differential output.




FIGURE 4-5: Terminating Differential Outputs.

Embedded termination resistors in SYA75608/612 are matched for 85Ω or 100Ω differential transmission lines.

Figure 4-6 shows how to interface SY75608/12 output with LVDS input. The biasing resistors R1, R2, R3, and R4 are used to provide a 1.2V common mode voltage for LVDS input and to add 20 mV to 30 mV of hysteresis. The hysteresis prevents the LVDS driver from generating random transitions when its input is not driven. If the LVDS receiver has built-in hysteresis, then R1 = R3 and R2 = R4.




FIGURE 4-6: LPHCSL Output Driving LVDS Input.

4.3 Crystal Oscillator Circuit

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 160 MHz. As can be seen in Figure 4-7, only a crystal resonator is required and all the other components are built into the device. To be able support crystal resonators with different characteristics all internal components are programmable in I²C Controlled mode.




FIGURE 4-7: Crystal Oscillator Circuit in SPI Controlled Mode.

Load capacitors can be programmed from 0 pF to 23.815 pF with a resolution of 0.1875 pF that not only meets load requirement for most crystal resonator, but also allows for fine tuning of the crystal resonator frequency. The amplifier gain can be adjusted by selecting one of seven gain values. The series resistor is adjusted based on the selected gain. Shunt resistor has fixed value of $500 \text{ k}\Omega$.

In Hardware Controlled mode, the capacitive load is set at 8 pF and cannot be changed. For crystals that require higher load, additional capacitance can be added externally as shown in Figure 4-8.




FIGURE 4-8: Crystal Oscillator Circuit in Hardware Controlled Mode.

5.0 HOST INTERFACE

SYA75608 and SYA75612 can be controlled via hardware pins (SEL pin tied low) or via I²C Bus (SEL pin tied high). The mode shall be selected during power up and it cannot be changed on the fly.

5.1 Hardware Controlled Mode

In this mode, SYA75608/612 is controlled via Input Select pins (IN_SEL[1:0]) that select which one of three inputs is fed to outputs (as shown in Table 5-1), output enable pins (OE_b) for each output (as shown in Figure 5-1), and Output Impedance Select pin.

TABLE 5-1: INPUT CLOCK SELECTION

| IN_SEL1 | IN_SEL0 | Selected Input | |
|---------|---------|-------------------------|--|
| 0 | 0 | IN0_p, IN0_n | |
| 0 | 1 | IN1_p, IN1_n | |
| 1 | X | XIN (crystal input pin) | |

Any outputs can be disabled by pulling the corresponding OExb pin high. The OExb is sampled on the falling edge of the differential input clock (or falling edge of INx_p). It takes 4.5 clock cycles before the output goes from the active state to the state defined by OE_TYPE0/1 pins (SEL = 0) or defined by DRVSTATE0/1/2 register (SEL = 1) as shown in Figure 5-1.




FIGURE 5-1: Output Disable.

Any outputs can be enabled by pulling the corresponding OExb pin low. The OExb is sampled on the falling edge of the differential input (or falling edge of Inx_p signal). It takes 3.5 clock cycles of the input clock before the output goes from the state defined by OE_TYPE0/1 pins (SEL pin pulled low) or defined by DRVSTATE0/1/2 registers (SEL pin pulled high) to the active state as shown in Figure 5-2.




FIGURE 5-2: Output Enable.

The Output Impedance Select pin is an asynchronous control input that selects between 100Ω (OUT_IMP_SEL tied low) and 85Ω (OUT_IMP_SEL tied high).

5.2 I²C Bus Control Mode

The SYA75608 and SYA75612 are controlled via four pin I²C Bus client interface as shown in Figure 5-3.




FIGURE 5-3: I²C Bus Client Interface.

The address selection is done via SA_0 and SA_1 hardware pins that select the appropriate address for the device.

TABLE 5-2: I²C BUS ADDRESS

| SA_1 | SA_0 | I ² C Bus Address |
|------|------|------------------------------|
| 0 | 0 | 0x34 |
| 0 | 1 | 0x35 |
| 1 | 0 | 0x36 |
| 1 | 1 | 0x37 |

5.2.1 I²C BUS READ/WRITE

Reading or writing a register or registers in a I²C Bus client device is MSB first and LBS last in one-byte blocks.

The access from I^2C server starts with the start condition followed by the client address and the write indicator bit. This is then followed by the command byte which in bits [6:0] contains the address of the register to be accessed for byte mode or the first register to be accessed in the burst mode. The most significant bit in the command byte must be set to 1.

Byte Read. The standard byte read is as shown in Figure 5-4. The command byte is followed the client address and read indication bit. The device (client) will respond by sending the requested byte.




FIGURE 5-4: I²C Bus Byte Read.

Write. Figure 5-5 illustrates the standard byte write. After the written byte has been acknowledged by the device, the server will assert the stop signal.




FIGURE 5-5: I²C Bus Byte Write.

5.2.2 I²C BURST READ/WRITE

Burst Read and Write are very similar to Byte Read and Write.

Burst Read. Figure 5-6 illustrates the Burst Read. The I²C server acknowledges after each received byte and finally sends a Not Acknowledge (NACK) followed with Stop Condition.




FIGURE 5-6: I²C Bus Burst Read.

Burst Write. Figure 5-7 illustrates Burst Write operation. The I²C server will send the Stop Condition after the last data byte.




FIGURE 5-7: I²C Bus Burst Write.

6.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface. The following table provides a summary of the registers available for the configuration of the device. The default settings can be modified via factory programmable OTP memory (64 bit in total).

TABLE 6-1: REGISTER MAP

| Address I ² C A[6:0] Hex (0x) | Name | Data D[7:0] |
|--|---------------|--|
| 00 | XTALBG | xtal_buf_gain[4:0] |
| 01 | Reserved | Leave as default |
| 02 | XTALLC | xtal_load_cap[7:0] |
| 03 | XTALNR | xtal_normal_run |
| 04 | INSEL | input_select[1:0] |
| 05 | OUTDSTATE0 | out_disable_state[7:0] (differential output OUT3, OUT2, OUT1, OUT0) |
| 06 | OUTDSTATE1 | out_disable_state[15:8] (differential output OUT7, OUT6, OUT5, OUT4) |
| 07 | OUTDSTATE2 | out_disable_state[23:16] (differential output OUT11, OUT10, OUT9, OUT8), SYA75612 Only |
| 08 | OUTEN0 | outen[7:0] |
| 09 | OUTEN1 | outen[15:8], SYA75612 Only |
| 0A | DEVADDR | dev_addr[2:0] |
| 0B | DEVICEID | Device Identification |
| 0D | IN1_BUFF_CTRL | Differential Input 1 Control |

TABLE 6-2: DETAILED REGISTER MAP

| Bit | Name | | Description | | | |
|--------|-------------------------|--------------------|---|-------------------|-----|-----------------|
| XTAL B | uffer Gain - XTALBG (0x | | | | | |
| 7:5 | Unused | Leave as default | | | R/W | 000 |
| | | selecting number | Programs crystal buffer (inverting amplifier) gain by selecting number of parallel gain elements: Each gain value has associated series resistor as shown below: | | | |
| | xtal_buf_gain[4:0] | xtal_buf_gain[4:0] | Number of Parallel XO Amplifiers | Series Resistance | R/W | 00100 Note 1 |
| | | 0 | 0 | Open circuit | | |
| | | 1 | 1 | 550Ω | | |
| 4:0 | | 2 | 2 | 550Ω | | |
| | | 3 | 3 | 550Ω | | |
| | | 4 | 4 | 150Ω | | |
| | | 8 | 4 | 0Ω | | |
| | | 16 | 8 | 0Ω | | |
| | | 24 | 12 | 0Ω | | |
| | | | 2, 3, 4, 8, 16 and 2 en to xtal_buf_gai es are reserved. | | | |

TABLE 6-2: DETAILED REGISTER MAP (CONTINUED)

| Bit | Name | Description | Туре | Reset |
|----------|-------------------------|--|------|--------------|
| XTAL Lo | oad Capacitance - XTALI | _C (0x02) | | |
| | | Internal load capacitance of crystal circuit (0 pF to 23.8 pF with the resolution of 0.1875 pF). XIN and XOUT have each capacitor connected to GND. Multiple bit combinations available between 7 capacitors. 8'b0000_0000 = Disable all xtal load capacitors | | 40 |
| 7:0 | xtal_load_cap[7:0] | 8'b0000_0001 = Enable capacitor 0.1875 pF 8'b0000_0010 = Enable capacitor 0.375 pF 8'b0000_0100 = Enable capacitor 0.75 pF 8'b0000_1000 = Enable capacitor 1.5 pF 8'b0001_0000 = Enable capacitor 3 pF 8'b0010_0000 = Enable capacitor 6 pF 8'b0100_0000 = Enable capacitor 12 pF 8'b1000_0000 = Reserved | R/W | Note 1 |
| | ormal Run - XTALNR (0x | | | |
| 7:1 | Unused | Unused | R | 0000000 |
| 0 | xtal_normal_run | When this bit is set high crystal oscillator circuit is running only if input_select[1:0] register at address 0x05 selects crystal mode (2'b10). This value is recommended because it provides best jitter performance—XO circuit is running only when it is needed. When this bit is set low the crystal oscillator will keep running even if crystal oscillator is not selected in input_select[1:0] register at address 0x05. This mode should only be used when fast switching between input references and crystal oscillator is required. | R/W | 1 Note 1 |
| | elect - INSEL (0x04) | 1 | | 1 |
| 7:2 | Unused | Unused Input reference clock selection. Proper external coupling and termination are required. | R | 000000 |
| 1:0 | input_select[1:0] | 2'b00 = Differential input from IN0_p and IN0_n 2'b01 = Differential input from IN1_p and IN1_n 2'b10 = Fundamental XTAL mode with XIN and XOUT (Use internal crystal oscillator circuits) or XTAL overdrive mode (single-ended clock signal fed to XIN) 2'b11 = XTAL bypass mode (single-ended clock signal with XIN and disabled internal crystal buffer circuit in the analog block) | R/W | 00 Note 1 |
| State of | Outputs when Disabled | (Outputs 0 to 3) - OUTDSTATE0 (0x05) | | |
| 7:6 | out_disable_state[7:6] | State of OUT3 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 5:4 | out_disable_state[5:4] | State of OUT2 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |

TABLE 6-2: DETAILED REGISTER MAP (CONTINUED)

| Bit | Name | Description | Туре | Reset |
|---------|---------------------------|---|-------------|-------|
| 3:2 | out_disable_state[3:2] | State of OUT1 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 1:0 | out_disable_state[1:0] | State of OUT0 driver when the corresponding bit in OUTEN register is set low. These bits should be set first before the corresponding bit in OUTEN register is toggled. 2'b00 = Both low (p output low, n output low) 2'b01 = Drive Low (p output low, n output high) 2'b10 = Outputs High-Z 2'b11 = Outputs High-Z | R/W | 00 |
| State o | f Outputs when Disabled | (Outputs 4 to 7) - OUTDSTATE1 (0x06) | | |
| 7:6 | out_disable_state[15:14] | State of OUT7 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 5:4 | out_disable_state[13:12] | State of OUT6 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 3:2 | out_disable_state[11:10] | State of OUT5 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 1:0 | out_disable_state[9:8] | State of OUT4 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| State o | f Outputs when Disabled | (Outputs 8 to 11) - OUTDSTATE2 (0x07) (Applies onl | y to SYA756 | 12) |
| 7:6 | out_disable_state[23:22] | State of OUT11 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 5:4 | out_disable_state[21:20] | State of OUT10 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 3:2 | out_disable_state[19:18] | State of OUT9 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| 1:0 | out_disable_state[17:16] | State of OUT8 driver when the corresponding bit in OUTEN register is set low. The same bit configuration with OUT0. | R/W | 00 |
| Output | Enable (Outputs 0 to 7) - | OUTEN0 (0x08) | | - |
| 7 | outen7 | Enable/Disable output 7. The same bit configuration with OUT0. | RW | 0 |
| 6 | outen6 | Enable/Disable output 6. The same bit configuration with OUT0. | RW | 0 |
| 5 | outen5 | Enable/Disable output 5. The same bit configuration with OUT0. | RW | 0 |
| 4 | outen4 | Enable/Disable output 4. The same bit configuration with OUT0. | RW | 0 |
| 3 | outen3 | Enable/Disable output 3. The same bit configuration with OUT0. | RW | 0 |
| 2 | outen2 | Enable/Disable output 2. The same bit configuration with OUT0. | RW | 0 |

TABLE 6-2: DETAILED REGISTER MAP (CONTINUED)


| Bit | Name | Description | Туре | Reset |
|----------------------|----------------------------|--|------|----------------------------------|
| 1 | outen1 | Enable/Disable output 1. The same bit configuration with OUT0. | RW | 0 |
| 0 | outen0 | Enable/Disable output 0. When this bit is set low, the OUT 0 is enabled. When this bit is set high, the OUT0 is disabled. The type of the disable mode is specified in the corresponding bit of the OUTDSTATE register. | RW | 0 |
| Output | Enable (Outputs 11 to 8) | - OUTEN1 (0x09) (Applies only to SYA75612) | | |
| 7:4 | Reserved | Leave as default | RW | 0000 |
| 3 | outen11 | Enable/Disable output 11. The same bit configuration with OUT0. | RW | 0 |
| 2 | outen10 | Enable/Disable output 10. The same bit configuration with OUT0. | RW | 0 |
| 1 | outen9 | Enable/Disable output 9. The same bit configuration with OUT0. | RW | 0 |
| 0 | outen8 | Enable/Disable output 8. The same bit configuration with OUT0. | RW | 0 |
| I ² C Bus | Client Device Address - | DEVADDR (0x0A) | | |
| 7:2 | Unused | Unused | R | 000000 |
| 1:0 | dev_addr[1:0] | These three bits contributes as the following to the 7 bits of the I ² C Bus client address {2'b011, dev_addr[1:0],SA1,SA0}, where SA0 and SA1 are from pins IN_SEL0_I2C_SA_0 and IN_SEL0_I2C_SA_0 respectively | RW | 01 Note 1 |
| Device I | dentification - DEVID (0) | | | - |
| 7 | Unused | Unused | R | 0 |
| 6:3 | Revision Number | Silicon Revision Number | RO | 0001 |
| 2:0 | dev_id[2:0] | Device ID 3'b001 = SYA75608 3'b002 = SYA75612 | RO | 001(Note 1) or 010(Note 1) |
| Differen | tial Input 1 Control - IN1 | _BUFF_CTRL (0x0D) | | |
| 7:6 | Unused | Unused | R | 0 |
| 5:2 | in1_buff_ctrl | Bias current control from low (4'b0000) to high (4'b1111) | RW | 1010 Note 1 |
| 1 | in1_buff_powdwn | 1'b0 = Input buffer is enabled 1'b1 = Input buffer is powered down | RW | 0 |
| 0 | in1_buff_ac_coupl | This bit selects either internal DC or AC coupling of the differential input 1 signal. 1'b0 = Input is DC-coupled 1'b1 = Input is AC-coupled | RW | 0 |

Note 1: The default value is OTP programmable.

7.0 PACKAGING INFORMATION

7.1 Package Marking Information


48-Lead VQFN*



Example



56-Lead VQFN*



Example



Note:

For customers ordering these parts with a customized configuration, the characters "GXXX" will appear on the marking to the right of the JEDEC designator in which "XXX" represents a numerical code. Please visit the ClockWorks Configurator to design your particular specifications.

Legend: XX...X Product code

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC® designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

, ★, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle)


mark).

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include

the corporate logo.


Underbar (_) and/or Overbar (¯) symbol may not be to scale.

48-Lead VQFN 6 mm x 6 mm Package Outline and Recommended Land Pattern



48-Lead Very Thin Plastic Quad Flat, No Lead Package (6MX) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad and Stepped Wettable Flanks

>bte: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | | |
|----------------------------|-------------|---------------|----------|------|--|--|
| Dimension | Limits | MIN | NOM | MAX | | |
| Number of Terminals | N | | 48 | | | |
| Pitch | е | | 0.40 BSC | | | |
| Overall Height | Α | 0.80 | 0.85 | 0.90 | | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | | |
| Terminal Thickness | A3 | 0.20 REF | | | | |
| Overall Length | D | 6.00 BSC | | | | |
| Exposed Pad Length | D2 | 4.00 4.10 4.2 | | | | |
| Overall Width | E | 6.00 BSC | | | | |
| Exposed Pad Width | E2 | 4.00 | 4.10 | 4.20 | | |
| Exposed Pad Corner Chamfer | CH | | 0.35 REF | | | |
| Terminal Width | b | 0.15 | 0.20 | 0.25 | | |
| Terminal Length | L | 0.30 | 0.40 | 0.50 | | |
| Terminal-to-Exposed-Pad | K | 0.55 REF | | | | |
| Wettable Flank Step Length | D3 | 0.0 | | | | |
| Wettable Flank Step Height | A4 | 0.10 | - | 0.19 | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-504 Rev A Sheet 1 of 2

48-Lead Very Thin Plastic Quad Flat, No Lead Package (6MX) - 6x6 mm Body [VQFN] With 4.1x4.1 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


| | MILLIMETERS | | | |
|----------------------------------|-------------|------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | Е | | 0.40 BSC | |
| Optional Center Pad Width | X2 | | | 4.20 |
| Optional Center Pad Length | Y2 | | | 4.20 |
| Contact Pad Spacing | C1 | | 5.90 | |
| Contact Pad Spacing | C2 | | 5.90 | |
| Contact Pad Width (X48) | | | | 0.20 |
| Contact Pad Length (X48) | Y1 | | | 0.85 |
| Contact Pad to Center Pad (X48) | G1 | 0.20 | | |
| Contact Pad to Contact Pad (X44) | G2 | 0.20 | | |
| Thermal Via Diameter | V | | 0.30 | |
| Thermal Via Pitch | EV | | 1.00 | |

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process


Microchip Technology Drawing C04-2504 Rev A

56-Lead VQFN 8 mm x 8 mm Package Outline and Recommended Land Pattern



56-Lead Very Thin Plastic Quad Flat, No Lead Package (NDC) - 8x8x1.0 mm Body [VQFN] With 5.15 mm Exposed Pad and Stepped Wettable Flanks

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|----------------------------|-------------|----------------|----------|-------|
| Dimension | MIN | NOM | MAX | |
| Number of Terminals | N | | 56 | |
| Pitch | е | | 0.50 BSC | |
| Overall Height | Α | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Terminal Thickness | A3 | | 0.20 REF | |
| Overall Length | D | 8.00 BSC | | |
| Exposed Pad Length | D2 | 5.05 5.15 5.25 | | |
| Overall Width | E | | 8.00 BSC | |
| Exposed Pad Width | E2 | 5.05 | 5.15 | 5.25 |
| Terminal Width | b | 0.18 | 0.25 | 0.30 |
| Terminal Length | L | 0.35 | 0.40 | 0.45 |
| Terminal-to-Exposed-Pad | K | 1.03 REF | | |
| Wettable Flank Step Length | D3 | - | - | 0.085 |
| Wettable Flank Step Height | A4 | 0.10 | - | 0.19 |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-25510 Rev A Sheet 2 of 2

56-Lead Very Thin Plastic Quad Flat, No Lead Package (NDC) - 8x8x1.0 mm Body [VQFN] With 5.158 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|----------------------------------|-------------|------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 BSC | |
| Optional Center Pad Width | X2 | 5.2 | | |
| Optional Center Pad Length | Y2 | | | 5.25 |
| Contact Pad Spacing | C1 | | 7.90 | |
| Contact Pad Spacing | C2 | | 7.90 | |
| Contact Pad Width (X56) | X1 | | | 0.30 |
| Contact Pad Length (X56) | Y1 | | | 0.85 |
| Contact Pad to Center Pad (X56) | G1 | 0.85 | | |
| Contact Pad to Contact Pad (X52) | G2 | 0.20 | | |
| Thermal Via Diameter | V | | 0.30 | |
| Thermal Via Pitch | EV | | 1.00 | |

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-C04-27510 Rev A

| SYA | 75 | 000 | ICA | 1 |
|-------|----------|------|------------|---|
| | \ | אוור | In | |
| U I F | \ | JUU | <i>1</i> U | |

NOTES:

APPENDIX A: REVISION HISTORY

Revision B (June 2024)

- Removed "Preliminary" designation from document.
- Added PCIe Gen6 compatibility information to Features and General Description sections.
- Updated values in the Electrical Characteristics table, Crystal Oscillator Characteristics table, Output Electrical Characteristics table, and Jitter and Phase Noise table.
- Added the i2C Bus Electrical Characteristics table.
- Added new Figure 4-3 and preceding text.
- Added new Figure 4-6 and preceding text.
- Updated description of outen0 (bit 0 of Table 6-2).

Revision A (August 2022)

 Initial release of SYA75608/612 as Microchip data sheet DS20006687A.

| SYA | 75 | 000 | ICA | 1 |
|-------|----------|------|------------|---|
| | \ | אוור | In | |
| U I F | \ | JUU | <i>1</i> U | |

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

| PART No. | XXX | [- <u>XX]</u> | <u>VXX</u> | Example | es: | |
|--------------------|--|--|-------------------------------------|----------|---|---|
| Device | Packaç | ge Media Type | Automotive Suffix | a) SYA75 | 608TWLVAO: | SYA75608, 48-Lead 6 mm x 6 mm VQFN (Wettable Flank), 490/Tray, Automotive |
| Device: | SYA75608: SYA75612: | 8 Output Ultra-Low Additive Gen1/2/3/4/5/6 Clock Buffe 12 Output Ultra-Low Additin Gen1/2/3/4/5/6 Clock Buffe | er for Automotive ve Jitter PCIe | b) SYA75 | 6608TWL-TRVAO: | SYA75608, 48-Lead 6 mm x 6 mm VQFN (Wettable Flank), 3,300/Reel, Automo- tive |
| Package: | TWL = TWL = | 48-Lead 6 mm x 6 mm VQFN 56-Lead 8 mm x 8 mm VQFN | | c) SYA75 | 612TWLVAO: | SYA75612, 56-Lead 8 mm x 8 mm VQFN (Wettable Flank), 260/Tray, Automotive |
| Media Type: | <black>= TR = TR =</black> | 490/Tray (SYA75608 Only) 260/Tray (SYA75612 Only) 3,000/Reel (SYA75612 Only) 3,300/Reel (SYA75608 Only) |) | d) SYA75 | 612TWL-TRVAO: | SYA75612, 56-Lead 8 mm x 8 mm VQFN (Wettable Flank), 3,000/Reel, Automo- tive |
| Automotive Suffix: | Vxx = | Automotive suffix in which "X Microchip. Default value is "A automotive part. | | Note 1: | catalog part numbused for ordering the device package | entifier only appears in the per description. This identifier is purposes and is not printed on ge. Check with your Microchip ackage availability with the Tape |

Note: For customers ordering a customized configuration from the ClockWorks Configurator, the part number examples shown above will be appended by "GXXX" in which the "XXX" represents a numerical code assigned by Microchip (e.g., SYA75612TWLVAOG001).

| G/ | / \ | 75 | 60 | Q | 161 | 1 |
|-----|------------|-----|----|---|-----|---|
| J I | \Box | ΙIJ | UU | | U | |

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPlC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022 - 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-4774-4



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi. MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980

Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Hod Hasharon Tel: 972-9-775-5100

Italy - Milan Tel: 39-0331-742611

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820