

μPD720201/μPD720202

ASSP (USB3.0 HOST CONTROLLER)



R19DS0047EJ0600 Rev.6.00 Jan. 29, 2014

Data Sheet

1. OVERVIEW

The μ PD720201 and μ PD720202 are Renesas' third generation Universal Serial Bus 3.0 host controllers, which comply with Universal Serial Bus 3.0 Specification, and Intel's eXtensible Host Controller Interface (xHCI). These devices reduce power consumption and offer a smaller package foot-print making them ideal for designers who wish to add the USB3.0 interface to mobile computing devices such as laptops and notebook computers.

The μ PD720201 supports up to four USB3.0 SuperSpeed ports and the μ PD720202 supports up to two USB3.0 SuperSpeed ports. The μ PD720201 and μ PD720202 use a PCI Express® Gen 2 system interface bus allowing system designers to easily add up to four (μ PD720201) or two (μ PD720202) USB3.0 SuperSpeed ports to systems containing the PCI Express bus interface. When connected to USB 3.0-compliant peripherals, the μ PD720201 and μ PD720202 can transfer information at clock speeds of up to 5 Gbps. The μ PD720201 and μ PD720202 and USB3.0 standard are fully compliant and backward compatible with the previous USB2.0 standard. The new USB3.0 standard supports data transfer speeds of up to ten times faster than those of the previous-generation USB2.0 standard, enabling quick and efficient transfers of large amounts of information.

1.1 Features

- Compliant with Universal Serial Bus 3.0 Specification Revision 1.0, which is released by USB Implementers Forum, Inc
 - Supports the following speed data rate as follows: Low-Speed (1.5 Mbps) / Full-Speed (12 Mbps) / Hi-Speed (480 Mbps) / SuperSpeed (5 Gbps)
 - μ PD720201 supports up to 4 downstream ports for all speeds
 - μ PD720202 supports up to 2 downstream ports for all speeds
 - Supports all USB compliant data transfer types as follows; Control / Bulk / Interrupt / Isochronous transfer
- Compliant with Intel's eXtensible Host Controller Interface (xHCI) Specification Revision 1.0
 - Supports USB debugging capability on all SuperSpeed ports.
- Supports USB legacy function
- Compliant with PCI Express Base Specification Revision 2.0
- Supports Latency Tolerance Reporting ECN of PCI Express Specification
- Supports ExpressCard[™] Standard Release1.0
- Supports PCI Express Card Electromechanical Specification Revision 2.0
- Supports PCI Bus Power Management Interface Specification Revision 1.2
- Supports USB Battery Charging Specification Revision 1.2 and other portable devices
 - DCP mode of BC 1.2
 - CDP mode of BC 1.2
 - China Mobile Phone Chargers
 - EU Mobile Phone Chargers
 - Apple iOS products
- Operational registers are direct-mapped to PCI memory space
- Supports Serial Peripheral Interface (SPI) type ROM for Firmware
- Supports Firmware Download Interface from system BIOS or system software
- System clock: 24 MHz crystal

RENESAS

- Small and low count pin package with improved signal pin assignment for efficient PCB layout
 μPD720201 adopts 68pin QFN (8 x 8)
 - μPD720202 adopts 48pin QFN (7 x 7)
- 3.3 V and 1.05 V power supply

1.2 Applications

Desktop and Laptop computers, Tablet, Server, PCI Express Card / Express Card, Digital TV, Set-Top-Box, BD Player/Recorder, Media Player, Digital Audio systems, Projector, Multi Function Printer, Storage, Router, NAS, etc

1.3 Ordering Information

| Part Number | Package | Operating temperature | Remark |
|-----------------------|--------------------|-----------------------|-------------------|
| μΡD720201K8-701-BAC-A | 68-pin QFN (8 × 8) | 0 to 85 °C | Lead-free product |
| μΡD720202K8-701-BAA-A | 48-pin QFN (7 x 7) | | Lead-free product |
| μΡD720201K8-711-BAC-A | 68-pin QFN (8 × 8) | –40 to 85 °C | Lead-free product |
| μΡD720202K8-711-BAA-A | 48-pin QFN (7 x 7) | | Lead-free product |

Note μPD720201K8-711-BAC-A & μPD720202K8-711-BAA-A should use the FW Download function. μPD720201K8-711-BAC-A & μPD720202K8-711-BAA-A do not support the External ROM (Serial Peripheral Interface (SPI) type ROM).

 μ PD720201 & μ PD720202 should download the firmware from the External ROM (-701 versions only) or by FW download function after Power on Reset.

Regarding the External ROM & FW Download function, refer to "6.How to Access External ROM" & "7. FW Download Interface" in the μ PD720201 & μ PD720202 User's manual : R19UH0078E.



1.4 Block Diagram






Figure 1-1. µPD720201 Block Diagram





| PCI Express Gen2 Interface | Complies with PCI Express Gen2 interface, with 1 lane. This block includes both the link and PHY layers. |
|-------------------------------|---|
| xHCI Controller | Handles all support required for USB 3.0, SuperSpeed and Hi-/Full-/Low-speed. This block includes the register interface from the system. |
| Root hub | Hub function in host controller. |
| SS PHY | For SuperSpeed Tx/Rx |
| HS/FS/LS PHY | For Hi-/Full-/Low-Speed Tx/Rx |
| Power SW I/F | Connected to external power switch for port power control and over current detection. |
| SPI Interface | Connected to external serial ROM. When system BIOS or system software does not support FW download function, the external serial ROM is required. |
| OSC | Internal oscillator block. |


RENESAS


1.5 Pin Configuration (TOP VIEW)

• 68-pin QFN (8 × 8)

μPD720201K8-701-BAC-A


μPD720201K8-711-BAC-A






• **48-pin QFN (7 x 7)** μPD720202K8-701-BAA-A

μPD720202K8-711-BAA-A







2. PIN FUNCTION

This section describes each pin functions.

2.1 Power supply

| Pin Name | μPD720201 Pin No. | μPD720202 Pin No. | I/О Туре | Function |
|-------------|---|-----------------------------|-------------|---|
| VDD33 | 15, 29, 40, 49, 57, 66 | 12, 22, 34, 43 | Power | +3.3 V power supply |
| VDD10 | 9, 12, 28, 37, 43, 46, 54, 60, 63 | 6, 9, 21, 30, 33, 39, 42 | Power | +1.05 V power supply. |
| AVDD33 | 6, 32 | 3, 25 | Power | +3.3 V power supply for analog circuit. |
| GND | GND PAD | GND PAD | Power | Connect to ground. |
| IC(L) | 34 | 27 | I | Test pin. Connect to ground. |

 Table 2-1.
 Power Supply

2.2 Analog Signal

Table 2-2. Analog Signal

| Pin Name | 720201 Pin No. | 720202 Pin No. | I/O Type | Active Level | Function |
|-------------|-------------------|-------------------|-------------|-----------------|--------------------------------|
| RREF | 33 | 26 | USB2 | - | Reference resistor connection. |

2.3 System clock

Table 2-3. System Clock

| Pin Name | 720201 Pin No. | 720202 Pin No. | Туре | Active Level | Function |
|-------------|-------------------|-------------------|-------|-----------------|----------------------------|
| XT1 | 31 | 24 | l | - | Oscillator in |
| | | | (OSC) | | Connect to 24 MHz crystal. |
| XT2 | 30 | 23 | 0 | - | Oscillator out |
| | | | (OSC) | | Connect to 24 MHz crystal. |



2.3.1 System Interface signal

| Pin Name | 720201 Pin No. | 720202 Pin No. | I/O Type | Active Level | Function |
|----------|-------------------|-------------------|----------------------------------|-----------------|--|
| PONRSTB | 14 | 11 | I (3.3 V Schmitt Input) | Low | Power on reset signal. When supporting wakeup from D3cold, this signal should be pulled high with system auxiliary power supply. |
| SMIB | 1 | 46 | O (Open Drain) | Low | System management Interrupt signal. This is controlled with the USB Legacy Support Control/Status register. Refer to the User's Manual. |

 Table 2-4.
 System Interface Signal

2.3.2 PCI Express Interface

| Pin Name | 720201 Pin No. | 720202 Pin No. | I/O Type | Active Level | Function |
|----------|-------------------|-------------------|-----------------------|-----------------|--|
| PECLKP | 4 | 1 | l (PCIE) | _ | PCI Express 100 MHz Reference Clock. |
| PECLKN | 5 | 2 | l (PCIE) | _ | PCI Express 100 MHz Reference Clock. |
| PETXP | 7 | 4 | O (PCIE) | _ | PCI Express Transmit Data+. |
| PETXN | 8 | 5 | O (PCIE) | _ | PCI Express Transmit Data |
| PERXP | 10 | 7 | l (PCIE) | _ | PCI Express Receive Data+. |
| PERXN | 11 | 8 | l (PCIE) | _ | PCI Express Receive Data |
| PERSTB | 2 | 47 | l (3.3 V Input) | Low | PCI Express "PERST#" signal. |
| PEWAKEB | 3 | 48 | O (Open Drain) | Low | PCI Express "WAKE#" signal. This signal is used for remote wakeup mechanism, and requests the recovery of power and reference clock input. |
| PECREQB | 13 | 10 | O (Open Drain) | Low | PCI Express "CLKREQ#" signal. This signal is used to request run/stop of reference clock. |

 Table 2-5.
 PCI Express Interface



2.3.3 USB Interface

| Pin Name | 720201 Pin No. | 720202 Pin No. | I/O Type | Active Level | Function |
|----------|-------------------|-------------------|------------------------|-----------------|--|
| U3TXDP1 | 35 | 28 | O (USB3) | I | USB3.0 Transmit data D+ signal for SuperSpeed |
| U3TXDN1 | 36 | 29 | O (USB3) | Ι | USB3.0 Transmit data D- signal for SuperSpeed |
| U3RXDP1 | 38 | 31 | l (USB3) | I | USB3.0 Receive data D+ signal for SuperSpeed |
| U3RXDN1 | 39 | 32 | l (USB3) | - | USB3.0 Receive data D- signal for SuperSpeed |
| U2DP1 | 41 | 35 | I/O (USB2) | _ | USB2.0 D+ signal for Hi-/Full-/Low-Speed |
| U2DM1 | 42 | 36 | I/O (USB2) | _ | USB2.0 D– signal for Hi-/Full-/Low-Speed |
| OCI1B | 26 | 19 | I (3.3 V | Low | Over-current status input signal. |
| | | | Input) | | 0: Over-current condition is detected 1: No over-current condition is detected |
| PPON1 | 27 | 20 | O (3.3 V | High | USB port power supply control signal. 0: Power supply OFF |
| | | | Output) | | 1: Power supply ON |
| U3TXDP2 | 44 | 37 | O (USB3) | _ | USB3.0 Transmit data D+ signal for SuperSpeed |
| U3TXDN2 | 45 | 38 | O (USB3) | _ | USB3.0 Transmit data D- signal for SuperSpeed |
| U3RXDP2 | 47 | 40 | l (USB3) | _ | USB3.0 Receive data D+ signal for SuperSpeed |
| U3RXDN2 | 48 | 41 | l (USB3) | _ | USB3.0 Receive data D- signal for SuperSpeed |
| U2DP2 | 50 | 44 | I/O (USB2) | _ | USB2.0 D+ signal for Hi-/Full-/Low-Speed |
| U2DM2 | 51 | 45 | I/O (USB2) | - | USB2.0 D– signal for Hi-/Full-/Low-Speed |
| OCI2B | 24 | 17 | l (3.3 V Input) | Low | Over-current status input signal. 0: Over-current condition is detected 1: No over-current condition is detected |
| PPON2 | 25 | 18 | O (3.3 V Output) | High | USB port power supply control signal. 0: Power supply OFF 1: Power supply ON |

| Table 2-6. USB Interface | Table 2-6. | USB Interface |
|--------------------------|------------|---------------|
|--------------------------|------------|---------------|



| Pin Name | 720201 | 720202 | I/O | Active | Function |
|----------|---------|---------|-------------------|--------|---|
| | Pin No. | Pin No. | Туре | Level | |
| U3TXDP3 | 52 | _ | O (USB3) | - | USB3.0 Transmit data D+ signal for SuperSpeed |
| U3TXDN3 | 53 | _ | O (USB3) | _ | USB3.0 Transmit data D- signal for SuperSpeed |
| U3RXDP3 | 55 | _ | l (USB3) | _ | USB3.0 Receive data D+ signal for SuperSpeed |
| U3RXDN3 | 56 | _ | l (USB3) | _ | USB3.0 Receive data D- signal for SuperSpeed |
| U2DP3 | 58 | _ | I/O (USB2) | _ | USB2.0 D+ signal for Hi-/Full-/Low-Speed |
| U2DM3 | 59 | _ | I/O (USB2) | _ | USB2.0 D– signal for Hi-/Full-/Low-Speed |
| OCI3B | 22 | - | I | Low | Over-current status input signal. |
| | | | (3.3 V | | 0: Over-current condition is detected |
| | | | Input) | | 1: No over-current condition is detected |
| PPON3 | 23 | - | 0 | High | USB port power supply control signal. |
| | | | (3.3 V | | 0: Power supply OFF |
| | | | Output) | | 1: Power supply ON |
| U3TXDP4 | 61 | _ | O (USB3) | _ | USB3.0 Transmit data D+ signal for SuperSpeed |
| U3TXDN4 | 62 | _ | O (USB3) | _ | USB3.0 Transmit data D- signal for SuperSpeed |
| U3RXDP4 | 64 | _ | l (USB3) | _ | USB3.0 Receive data D+ signal for SuperSpeed |
| U3RXDN4 | 65 | - | l (USB3) | _ | USB3.0 Receive data D- signal for SuperSpeed |
| U2DP4 | 67 | _ | I/O (USB2) | _ | USB2.0 D+ signal for Hi-/Full-/Low-Speed |
| U2DM4 | 68 | _ | I/O (USB2) | _ | USB2.0 D- signal for Hi-/Full-/Low-Speed |
| OCI4B | 20 | - | I | Low | Over-current status input signal. |
| | | | (3.3 V | | 0: Over-current condition is detected |
| | | | Input) | | 1: No over-current condition is detected |
| PPON4 | 21 | - | 0 | High | USB port power supply control signal. |
| | | | (3.3 V Output) | | 0: Power supply OFF |
| | | | Output) | | 1: Power supply ON |

Note 1: The SuperSpeed signals (U3TXDPx, U3TXDNx, U3RXDPx, U3RXDNx) and high-/full-/low-signals (U2DPx, U2DMx) of μPD720201 and μPD720202 shall be connected to the same USB connecter, Refer to μPD720201/μPD720202 User's Manual.

Note 2: The Timing of PPONx assertion is changed from μPD720200. The PPONx of μPD720200A, μPD720201 and μPD720202 are asserted after the software sets Max Device Slots Enable(MaxSlotsEn) field in Configure(CONFIG) register or Host Controller Reset(HCRST) flag in USBCMD register. On μPD720200, the PPON(2:1) are asserted immediately after the PCIe Reset. Regarding the CONFIG and USBCMD register, refer to the μPD720201/μPD720202 User's Manual.

2.3.4 SPI Interface

| Pin Name | 720201 Pin No. | 720202 Pin No. | Туре | Active Level | Function |
|----------|-------------------|-------------------|------------------------|-----------------|---|
| SPISCK | 18 | 15 | O (3.3 V Output) | _ | SPI serial flash ROM clock signal. When the external serial ROM is not mounted, this signal should be pulled down through a pull- down resistor. |
| SPICSB | 17 | 14 | O (3.3 V Output) | _ | SPI serial flash ROM chip select signal. When the external serial ROM is not mounted, this signal should be pulled down through a pull- down resistor. |
| SPISI | 19 | 16 | O (3.3 V Output) | _ | SPI serial flash ROM slave input signal. When the external serial ROM is not mounted, this signal should be pulled down through a pull- down resistor. |
| SPISO | 16 | 13 | l (3.3 V Input) | - | SPI serial flash ROM slave output signal. This signal should be pulled up through a pull-up resistor in all cases. |

Table 2-7. SPI Interface



3. ELECTRICAL SPECIFICATIONS

3.1 Buffer List

- 3.3 V input buffer
 - OCI(4:1)B, PERSTB, IC(L)
- 3.3 V input schmitt buffer

PONRSTB

- 3.3 V IOLH = 4mA output buffer PPON(4:1)
- 3.3 V IoL = 4mA bi-directional buffer SPISO, SPISI, SPISCK, SPICSB
- Open drain buffer
 PEWAKEB, PECREQB, SMIB
- 3.3 V oscillator interface

XT1, XT2

• USB Classic interface

U2DP(4:1), U2DN(4:1), RREF

- PCI Express Serdes
 - PECLKP, PECLKN, PETXP, PETXN, PERXP, PERXN
- USB SuperSpeed Serdes (Serializer-Deserializer)
 U3TXDP(4:1), U3TXDN(4:1), U3RXDP(4:1), U3RXDN(4:1)



3.2 Terminology

| Parameter | Symbol | Meaning |
|----------------------|--|--|
| Power supply voltage | V _{DD33} , V _{DD10} , AV _{DD33} | Indicates the voltage range within which damage or reduced reliability will not result when power is applied to a VDD pin. |
| Input voltage | VI | Indicates voltage range within which damage or reduced reliability will not result when power is applied to an input pin. |
| Output voltage | Vo | Indicates voltage range within which damage or reduced reliability will not result when power is applied to an output pin. |
| Output current | lo | Indicates absolute tolerance values for DC current to prevent damage or reduced reliability when current flows out of or into output pin. |
| Storage temperature | T _{stg} | Indicates the element temperature range within which damage or reduced reliability will not result while no voltage or current is applied to the device. |

| Table 3-1. | Terms Used in Absolute Maximum Ratings |
|------------|--|
|------------|--|

| Parameter | Symbol | Meaning |
|--------------------------|--|--|
| Power supply voltage | V _{DD33} , V _{DD10} , AV _{DD33} | Indicates the voltage range for normal logic operations occur when GND = 0 V. |
| High-level input voltage | VIH | Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the high level states for normal operation of the input buffer. |
| | | * If a voltage that is equal to or greater than the "Min." value is applied, the input voltage is guaranteed as high level voltage. |
| Low-level input voltage | V _{IL} | Indicates the voltage, which is applied to the input pins of the device, is the voltage indicates that the low level states for normal operation of the input buffer. |
| | | * If a voltage that is equal to or lesser than the "Max." value is applied, the input voltage is guaranteed as low level voltage. |
| Input rise time | T _{ri} | Indicates the limit value for the time period when an input voltage applied to the input pins of the device rises from 10% to 90%. |
| Input fall time | T _{fi} | Indicates the limit value for the time period when an input voltage applied to the input pins of the device falls from 90% to 10%. |
| Operating temperature | T _A | Indicates the ambient temperature range for normal logic operations. |

Table 3-2. Terms Used in Recommended Operating Range

Table 3-3. Term Used in DC Characteristics

| Parameter | Symbol | Meaning |
|----------------------------------|-----------------|--|
| Off-state output leakage current | l _{oz} | Indicates the current that flows from the power supply pins when the rated power supply voltage is applied when a 3-state output has high impedance. |
| Input leakage current | h | Indicates the current that flows when the input voltage is supplied to the input pin. |



3.3 Absolute Maximum Ratings

| Parameter | Symbol | Condition | Rating | Units |
|------------------------------|---|--|--------------|-------|
| Power supply voltage | V _{DD33} , AV _{DD33} | | -0.5 to +4.6 | V |
| | V _{DD10} | | -0.5 to +1.4 | V |
| Input voltage, 3.3 V buffer | VI | V _I < V _{DD33} + 0.5 V | -0.5 to +4.6 | V |
| Output voltage, 3.3 V buffer | Vo | V _O <v<sub>DD33 + 0.5 V</v<sub> | -0.5 to +4.6 | V |
| Output current | lo | 4 mA Type | 8 | mA |
| Storage temperature | T _{stg} | | -65 to +125 | °C |

 Table 3-4.
 Absolute Maximum Ratings

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameters. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

3.4 Recommended Operating Ranges

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Units |
|----------------------------------|---|----------------|--------|------|------------------------|-------|
| Operating voltage | V _{DD33} , AV _{DD33} | | 3.0 | 3.3 | 3.6 | V |
| | V _{DD10} | | 0.9975 | 1.05 | 1.1025 | V |
| High-level input voltage | V _{IH} | | 2.0 | | V _{DD33} +0.3 | V |
| Low-level input voltage | V _{IL} | | -0.3 | | 0.8 | V |
| Input rise time | T _{ri} | Normal Buffer | 0 | | 200 | ns |
| | | Schmitt Buffer | 0 | | 10 | ms |
| Input fall time | T _{fi} | Normal Buffer | 0 | | 200 | ns |
| | | Schmitt Buffer | 0 | | 10 | ms |
| Operating ambient temperature | T _A | | 0 | | +85 | °C |
| (<i>μ</i> PD720201K8-701-BAC-A, | | | | | | |
| μPD720202K8-701-BAA-A) | | | | | | |
| Operating ambient temperature | T _A | | -40 | | +85 | °C |
| (<i>µ</i> PD720201K8-711-BAC-A, | | | | | | |
| μPD720202K8-711-BAA-A) | | | | | | |

Table 3-5. Recommended Operating Ranges



3.5 DC Characteristics

| Parameter | Symbol | Condition | Min. | Max. | Units |
|---------------------------|-----------------|-------------------------|------------------------|------|-------|
| Off-state output current | l _{oz} | $V_1 = V_{DD33}$ or GND | | ±10 | μA |
| Input leakage current | li - | $V_1 = V_{DD33}$ or GND | | ±10 | μA |
| Low-level output voltage | V _{OL} | I _{OL} = 0mA | | 0.1 | V |
| High-level output voltage | V _{OH} | I _{OH} = 0mA | V _{DD33} -0.1 | | V |

Table 3-6. DC Characteristics

Table 3-7. USB interface block

| Parameter | Symbol | Conditions | Min. | Max. | Unit |
|---|---------------------|---------------------------------|------|------|------|
| Output pin impedance | Z _{HSDRV} | | 40.5 | 49.5 | Ω |
| Input Levels for Low-/Full-Speed: | | | | | |
| High-level input voltage (drive) | VIH | | 2.0 | | V |
| High-level input voltage (floating) | V _{IHZ} | | 2.7 | 3.6 | V |
| Low-level input voltage | VIL | | | 0.8 | V |
| Differential input sensitivity | V _{DI} | (D+) – (D–) | 0.2 | | V |
| Differential common mode range | V _{CM} | Includes V _{DI} range | 0.8 | 2.5 | V |
| Output Levels for Low-/Full-Speed: | | | | | |
| High-level output voltage | V _{OH} | RL of 14.25 k Ω to GND | 2.8 | 3.6 | V |
| Low-level output voltage | V _{OL} | RL of 1.425 k Ω to 3.6 V | 0.0 | 0.3 | V |
| SE1 | V _{OSE1} | | 0.8 | | V |
| Output signal crossover point voltage | V _{CRS} | | 1.3 | 2.0 | V |
| Input Levels for Hi-Speed: | | · | | | |
| Hi-speed squelch detection threshold (differential signal) | V _{HSSQ} | | 100 | 150 | mV |
| Hi-Speed disconnect detection threshold (differential signal) | V _{HSDSC} | | 525 | 625 | mV |
| Hi-Speed data signaling common mode voltage range | V _{HSCM} | | -50 | +500 | mV |
| Hi-Speed differential input signaling level | See Figure | 3-13 | | | |
| Output Levels for Hi-Speed: | | | | | |
| Hi-Speed idle state | V _{HSOI} | | -10 | +10 | mV |
| Hi-Speed data signaling high | V _{HSOH} | | 360 | 440 | mV |
| Hi-Speed data signaling low | V _{HSOL} | | -10 | +10 | mV |
| Chirp J level (differential signal) | V _{CHIRPJ} | | 700 | 1100 | mV |
| Chirp K level (differential signal) | V _{CHIRPK} | | -900 | -500 | mV |

3.6 Pin Capacitance

| Parameter | Symbol | Condition | Min. | Max. | Units |
|-------------------------------|------------------|-----------|------|------|-------|
| SPI Interface Pin capacitance | C _{SPI} | | | 5 | pF |

Table 3-8. Pin capacitance

3.7 Sequence for turning on or off power

It is recommended that the time difference between the start of power-supply rise (3.3V or 1.05V) and the point where both power supplies are stabilized should be within 100ms, regardless of the order of power source. A voltage of $0.1V_{DD}$ has to be raised to $0.9V_{DD}$ while the time difference is measured.




Figure 3-1. Order of Power Source



3.8 AC Characteristics

3.8.1 System Clock

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Units |
|------------------|-------------------|-----------|------|------|------|-------|
| Clock frequency | F _{CLK} | Crystal | -100 | 24 | +100 | MHz |
| | | | ppm | | ppm | |
| Clock duty cycle | T _{DUTY} | | 40 | 50 | 60 | % |

| Table 3-9. | System clock (XT1/XT2) ratings |
|------------|--------------------------------|
|------------|--------------------------------|

Remark Required accuracy of crystal or oscillator block includes initial frequency accuracy, the spread of Crystal capacitor loading, supply voltage, temperature and aging, etc.

3.8.2 PCI Express Reference Clock

| Parameter | Symbol | Condition | Min. | Max. | Units |
|--|--------------------------|----------------|-------|--------|-------|
| Rising Edge Rate | T _{RISE} | See Figure 3-5 | 0.6 | 4.0 | V/ns |
| Falling Edge Rate | T _{FALL} | See Figure 3-5 | 0.6 | 4.0 | V/ns |
| Differential Input High Voltage | VIH | See Figure 3-8 | +150 | | mV |
| Differential Input Low Voltage | VIL | See Figure 3-8 | | -150 | mV |
| Absolute crossing point voltage | V _{CROSS} | See Figure 3-3 | +250 | +550 | mV |
| Variation of V _{CROSS} over all rising clock edge | V _{CROSS DELTA} | See Figure 3-4 | | +140 | mV |
| Ring-back Voltage Margin | V _{RB} | See Figure 3-8 | -100 | +100 | mV |
| Time before V_{RB} is allowed | T _{STABLE} | See Figure 3-8 | 500 | | ps |
| Average Clock Period Accuracy | T _{PERIOD AVG} | | -300 | +2800 | ppm |
| Absolute Period (including Jitter and Spread Spectrum) | T _{PERIOD ABS} | | 9.847 | 10.203 | ns |
| Cycle to Cycle Jitter | V _{CCJITTER} | | | 150 | ps |
| Absolute Max input voltage | V _{MAX} | See Figure 3-3 | | +1.15 | V |
| Absolute Min input voltage | V _{MIN} | See Figure 3-3 | | -0.3 | V |
| Duty Cycle | | See Figure 3-6 | 40 | 60 | % |
| Rising edge rate (PECLKP) to falling edge rate (PECLKN) matching | | See Figure 3-7 | | 20 | % |
| Clock source DC impedance | Z _{C-DC} | See Figure 3-2 | 40 | 60 | Ω |

Table 3-10. PCI Express Interface - Reference Clock (PECLKP and PECLKN) Timings






Figure 3-2. PCI Express Reference Clock System Measurement Point and Loading

Figure 3-3. PCI Express Single-Ended Measurement Points for Absolute Cross Point and Swing




Figure 3-4. PCI Express Single-Ended Measurement Points for Delta Cross Point





Figure 3-5. PCI Express Single-Ended Measurement Points for Rise and Fall Time Matching








Figure 3-6. PCI Express Differential Measurement Points for Duty Cycle and Period

Figure 3-7. PCI Express Differential Measurement Points for Rise and Fall Time





Figure 3-8. PCI Express Differential Measurement Points for Ring-back



µPD720201/µPD720202

3.8.3 Reset

| Parameter | Symbol | Condition | Min. | Max. | Units |
|---------------------|---------|----------------|------|------|-------|
| Power on reset time | TPONRST | See Figure 3-9 | 1 | | ms |

Table 3-11. Power on Reset (PONRSTB) Timings

Remarks 1. There is no order to power-on of VDD33, AVDD33, AVDD33 and VDD10.

2. All power sources should be stable within 100 ms from the fastest rising edge of power sources.


3. PONRSTB shall be de-asserted after all power sources and the system clock become stable.

4. PONRSTB shall be de-asserted before de-asserting PERSTB.

Table 3-12. PCI Express Interface - PERSTB Signal Timings

| Parameter | Symbol | Condition | Min. | Max. | Units |
|--|------------------------|----------------|------|------|-------|
| Power stable to PERSTB inactive | T _{PVPERL} | See Figure 3-9 | 100 | | ms |
| PECLKP/PECLKN stable before PERSTB inactive | T _{PERST-CLK} | See Figure 3-9 | 100 | | μs |





Remark As a power saving feature, the μPD720201 / μPD720202 stops XT1/XT2 oscillation whenever PERSTB is asserted (low) while PONRSTB is inactive (high). XT1/XT2 oscillation does not stop while PONRSTB is asserted (low).

3.8.4 PCI Express CLKREQ#


| Table 3-13. | PCI Express Interface – Power-Up and PECREQB Signal Timings |
|-------------|---|
| | i of Express interface - i ower-op and i Eone ab orginal rinnings |

| Parameter | Symbol | Condition | Min. | Max. | Units |
|--|--------------------|-----------------|------|------|-------|
| PONRSTB inactive to PECREQB Output active | T _{PVCRL} | See Figure 3-10 | | 1 | μs |


Table 3-14. PCI Express Interface – PECREQB Clock Control Timings

| Parameter | Symbol | Condition | Min. | Max. | Units |
|---|---------------------|-----------------|------|------|-------|
| PECREQB de-asserted high to clock parked | T _{CRHOFF} | See Figure 3-11 | 0 | | ns |
| PECREQB asserted low to clock active | T _{CRLON} | See Figure 3-11 | | 400 | ns |











3.8.5 PCI Express Interface – Differential Transmitter (TX) Specifications

(Refer to PCI Express Base Specification Revision 2.0 for more information)

Table 3-15. PCI Express Interface – Differential Transmitter (TX) Specifications

| | | | | (1/2) |
|--|----------------------------------|---------------------|-------------------------------|-----------|
| Parameter | Symbol | 2.5GT/s | 5.0GT/S. | Units |
| Unit Interval | UI | 399.88(min) | 199.94(min) | ps |
| | | 400.12(max) | 200.06(max) | |
| Differential Peak to Peak(p-p) Tx | V _{TX-DIFFp-p} | 0.8(min) | 0.8(min) | V |
| voltage swing | | 1.2(max) | 1.2(max) | |
| Tx de-emphasis level ratio | V _{TX-DE-RATIO-} | 3.0(min) | 3.0(min) | dB |
| | 3.5dB | 4.0(max) | 4.0(max) | |
| Tx de-emphasis level ratio | V _{TX-DE-RATIO-6dB} | Not specified | 5.5(min) | dB |
| | | | 6.5(max) | |
| Instantaneous lone pulse width | T _{MIN-PULSE} | Not specified | 0.9(min) | UI |
| Transmitter Eye including all jitter sources | T _{TX-EYE} | 0.75(min) | 0.75(min) | UI |
| Maximum time between the jitter median and max deviation from the median | TTX-EYE-MEDIAN- to-MAX-JITTER | 0.125(max) | Not specified | UI |
| Tx deterministic jitter >1.5MHz | T _{TX-HF-DJ-DD} | Not specified | 0.15(max) | UI |
| Tx RMS jitter > 1.5MHz | T _{TX-LF-RMS} | Not specified | 3.0 | ps RMS |
| Transmitter rise and fall time | T _{TX-RISE-FALL} | 0.125(min) | 0.15(max) | UI |
| Tx rise/fall mismatch | T _{RF-MISMATCH} | Not specified | 0.1(max) | UI |
| Maximum Tx PLL bandwidth | B _{WTX-PLL} | 22(max) | 16(max) | MHz |
| Minimum Tx PLL BW for 3dB peaking | B _{WTX-PLL-LO-3DB} | 1.5(min) | 8(min) | MHz |
| Minimum Tx PLL BW for 1dB peaking | B _{WTX-PLL-LO-1DB} | Not specified | 5(min) | MHz |
| Tx PLL peaking with 8MHz min BW | P _{KGTX-PLL1} | Not specified | 3.0(max) | dB |
| Tx PLL peaking with 5MHz min BW | P _{KGTX-PLL2} | Not specified | 1.0(max) | dB |
| Tx package plus Si differential return loss | R _{LTX-DIFF} | 10(min) | 10(min) for 0.05 – 1.25GHz | dB |
| | | | 8(min) for 1.25 – 2.5GHz | |
| Tx package plus Si common mode return loss | R _{LTX-CM} | 6(min) | 6(min) | dB |
| DC differential Tx impedance | Z _{TX-DIFF-DC} | 80(min) 120(max) | 120(max) | Ω |



| | | | | (2/2 |
|--|---------------------------------------|------------------|------------------|-------|
| Parameter | Symbol | 2.5GT/s | 5.0GT/S. | Units |
| Tx AC common mode voltage (5GT/s) | V _{TX-CM-AC-PP} | Not specified | 100(max) | mVPP |
| Tx AC common mode voltage (2.5GT/s) | V _{TX-CM-AC-P} | 20 | Not specifed | mV |
| Transmitter short-circuit current limit | I _{TX-SHORT} | 90(max) | 90(max) | mA |
| Transmitter DC common-mode | V _{TX-DC-CM} | 0(min) | 0(min) | V |
| voltage | | 3.6(max) | 3.6(max) | |
| Absolute Delta of DC Common Mode | V _{TX-CM-DC-} | 0(min) | 0(min) | mV |
| Voltage during L0 and Electrical Idle | ACTIVE-IDLE-DELTA | 100(max) | 100(max) | |
| Absolute Delta of DC Common Mode | V _{TX-CM-DC-LINE-} | 0(min) | 0(min) | mV |
| Voltage between PETXP and PETXN | DELTA | 25(max) | 25(max) | |
| Electrical Idle Differential Peak | VTX-IDLE-DIFF-AC- | 0(min) | 0(min) | mV |
| Dutput Voltage | р | 20(max) | 20(max) | |
| DC Electrical Idle Differential Output | V _{TX-IDLE} -DIFF-DC | Not specified | 0(min) | mV |
| Voltage | | | 5(max) | |
| The amount of voltage change allowed during Receiver Detection | VTX-RCV-DETECT | 600(max) | 600(max) | mV |
| Minimum time spent in Electrical Idle | T _{TX-IDLE-MIN} | 20(min) | 20(min) | ns |
| Maximum time to transition to a valid Electrical Idle after sending an EIOS | T _{TX-IDLE-SET-TO-} | 8(max) | 8(max) | ns |
| Maximum time to transition to valid diff signaling after leaving Electrical Idle | T _{TX-IDLE-TO-DIFF-} DATA | 8(max) | 8(max) | ns |
| Crosslink random timeout | T _{CROSSLINK} | 1.0(max) | 1.0(max) | ns |
| Lane-to-Lane Output Skew | L _{TX-SKEW} | 500ps + 2UI(max) | 500ps + 4UI(max) | ps |
| AC Coupling Capacitor | C _{TX} | 75(min) | 75(min) | nF |
| | | 200(max) | 200(max) | |



3.8.6 PCI Express Interface – Differential Receiver (RX) Specifications

(Refer to PCI Express Base Specification Revision 2.0 for more information)

Table 3-16. PCI Express Interface – Differential Receiver (RX) Specifications

| | | | | (1/2) |
|---|--|---------------|-------------------------------|-------|
| Parameter | Symbol | 2.5GT/s | 5.0GT/S. | Units |
| Unit Interval | UI | 399.88(min) | 199.94(min) | ps |
| | | 400.12(max) | 200.06(max) | |
| Differential Rx peak-peak voltage for | V _{RX} -DIFF-PP-CC | 0.175(min) | 0.120(min) | V |
| common Reference clock Rx architecture | | 1.2(max) | 1.2(max) | |
| Differential Rx peak-peak voltage for | V _{RX} -DIFF-PP-DC | 0.175(min) | 0.100(min) | V |
| data clocked Rx architecture | | 1.2(max) | 1.2(max) | |
| Receiver eye time opening | t _{RX-EYE} | 0.40(min) | Not specified | UI |
| Max Rx inherent timing error | t _{RX-TJ-CC} | Not specified | 0.40(max) | UI |
| Max Rx inherent timing error | t _{RX-TJ-DC} | Not specified | 0.34(max) | UI |
| Max Rx inherent deterministic timing error | t _{RX-DJ-DD-CC} | Not specified | 0.30(max) | UI |
| Max Rx inherent deterministic timing error | t _{RX-DJ-DD-DC} | Not specified | 0.24(max) | UI |
| Max time delta between median and deviation from median | t _{RX-EYE-MEDIAN-} to-MAX-JITTER | 0.3(max) | Not specified | UI |
| Minimum width pulse at Rx | t _{RX-MIN-PULSE} | Not specified | 0.6(min) | UI |
| Min/max pulse voltage on consecutive UI | t _{rx-max-min-} ratio | Not specified | 5(max) | - |
| Maximum Rx PLL bandwidth | B _{WRX-PLL-HI} | 22(max) | 16(max) | MHz |
| Minimum Rx PLL BW for 3dB peaking | B _{WRX-PLL-LO-3DB} | 1.5(min) | 8(min) | MHz |
| Minimum Rx PLL BW for 1dB peaking | B _{WRX-PLL-LO-1DB} | Not specified | 5(min) | MHz |
| Rx PLL peaking with 8 MHz min BW | P _{KGRX-PLL1} | Not specified | 3.0 | dB |
| Rx PLL peaking with 5MHz min BW | P _{KGRX-PLL2} | Not specified | 1.0 | dB |
| Rx package plus Si differential return loss | R _{LRX-DIFF} | 10(min) | 10(min) for 0.05 – 1.25GHz | dB |
| | | | 8(min) for 1.25 – 2.5GHz | |
| Common mode Rx return loss | R _{LRX-CM} | 6(min) | 6(min) | dB |
| Receiver DC single ended | Z _{RX-DC} | 40(min) | 40(min) | Ω |
| impedance | | 60(max) | 60(max) | |
| DC differential impedance | Z _{RX-DIFF-DC} | 80(min) | Not specified | Ω |
| | | 120(max) | | |



3. ELECTRICAL SPECIFICATIONS

| | | | | (2/2) |
|---|-------------------------------------|---------------------|---------------------|-------|
| Parameter | Symbol | 2.5GT/s | 5.0GT/S. | Units |
| Rx AC common mode voltage | V _{RX-CM-AC-P} | 150(max) | 150(max) | mVP |
| DC input CM input Impedance for V>0 during Reset or power down | ZRX-HIGH-IMP-DC- POS | 50k(min) | 50k(min) | Ω |
| DC input CM input Impedance for V<0 during Reset or power down | Z _{RX-HIGH-IMP-DC-} NEG | 1.0k(min) | 1.0k(min) | Ω |
| Electrical Idle Detect Threshold | VRX-IDLE-DET- DIFFp-p | 65(min) 175(max) | 65(min) 175(max) | mV |
| Unexpected Electrical Idle Enter Detect Threshold Integration Time | t _{RX-IDLE-DET-DIFF-} | 10(max) | 10(max) | ms |
| Lane to Lane skew | L _{RX-SKEW} | 20(max) | 8(max) | ns |



3.8.7 USB3.0 SuperSpeed Interface – Differential Transmitter (TX) Specifications

(Refer to Universal Serial Bus 3.0 Specification Revision 1.0 for more information)

| Parameter | Symbol | Min | Max | Units |
|--|----------------------------|--------|--------|-------|
| Unit Interval | UI | 199.94 | 200.06 | ps |
| Differential p-p Tx voltage swing | V _{TX-DIFF-PP} | 0.8 | 1.2 | V |
| Tx de-emphasis | V _{TX-DE-RATIO} | 3.0 | 4.0 | dB |
| DC differential impedance | R _{TX-DIFF-DC} | 72 | 120 | Ω |
| The amount of voltage change allowed during Receiver Detection | V _{TX-RCV-DETECT} | | 0.6 | V |
| AC Coupling Capacitor | C _{AC-COUPLING} | 75 | 200 | nF |
| Maximum slew rate | t _{CDR-SLEW-MAX} | | 10 | ms/s |

| Table 3-17. Tran | smitter Normative | Electrical Parameters |
|------------------|-------------------|-----------------------|
|------------------|-------------------|-----------------------|

| Table 3-18. T | Fransmitter Informative Electrical Parameters |
|---------------|--|
|---------------|--|

| Parameter | Symbol | Min | Max | Units |
|---|---------------------------------|-------|-------|-------|
| Deterministic min pulse | t _{MIN-PULSE-Dj} | 0.96 | | UI |
| Tx min pulse | t _{MIN-PULSE-Tj} | 0.90 | | UI |
| Transmitter Eye | t _{TX-EYE} | 0.625 | | UI |
| Tx deterministic jitter | t _{TX-DJ-DD} | | 0.205 | UI |
| Tx input capacitance for return loss | CTX-PARASITIC | | 1.25 | pF |
| Transmitter DC common mode impedance | R _{TX-DC} | 18 | 30 | Ω |
| Transmitter short-circuit current limit | I _{TX-SHORT} | | 60 | mA |
| Transmitter DC common-mode voltage | V _{TX-DC-CM} | 0 | 2.2 | V |
| Tx AC common mode voltage | VTX-CM-AC-PP- ACTIVE | | 100 | mVp-p |
| Absolute DC Common Mode Voltage between U1 and U0 | VTX-CM-DC- ACTIVE-IDLE-DELTA | | 200 | mV |
| Electrical Idle Differential Peak- Peak Output voltage | VTX-IDLE-DIFF-AC- | 0 | 10 | mV |
| DC Electrical Idle Differential Output Voltage | VTX-IDLE-DIFF-DC | 0 | 10 | mV |



3.8.8 USB3.0 SuperSpeed Interface – Differential Receiver (RX) Specifications

(Refer to Universal Serial Bus 3.0 Specification Revision 1.0 for more information)

| Parameter | Symbol | Min | Мах | Units |
|---|-------------------------------------|--------|--------|-------|
| Unit Interval | UI | 199.94 | 200.06 | ps |
| Receiver DC common mode impedance | R _{RX-DC} | 18 | 30 | Ω |
| DC differential impedance | R _{RX-DIFF-DC} | 72 | 120 | Ω |
| DC Input CM Input Impedance for V>0 during Reset of Power down | Z _{RX-HIGH-IMP-DC-} POS | 25k | | Ω |
| LFPS Detect Threshold | V _{RX-LFPS-DET-DIFF-} | 100 | 300 | mV |
| | р-р | | | |

Table 3-19. Receiver Normative Electrical Parameters

Table 3-20. Receiver Informative Electrical Parameters

| Parameter | Symbol | Min | Max | Units |
|--|---|-----|-------|--------|
| Differential Rx peak-to-peak voltage | V _{RX-DIFF-PP-POST-} | 30 | | mV |
| Max Rx inherent timing error | T _{RX-Tj} | | 0.45 | UI |
| Max Rx inherent deterministic timing error | T _{RX-DJ-DD} | | 0.285 | UI |
| Rx input capacitance for return loss | C _{RX-PARASITIC} | | 1.1 | pF |
| Rx AC common mode voltage | V _{RX-CM-AC-P} | | 150 | mVPeak |
| Rx AC common mode voltage during the U1 to U0 transition | V _{RX-CM-DC-ACTIVE-} IDLE-DELTA-P | | 200 | mVPeak |



3.8.9 USB2.0 interface

(Refer to Universal Serial Bus Specification Revision 2.0 for more information)

| Parameter | Symbol | Min | Max | Units | |
|--|----------------------|---------|---------|-------|--|
| Driver Characteristics: | | | | | |
| Transition Time: | | | | | |
| Rise Time | T _{LR} | 75 | 300 | ns | |
| Fall Time | T _{LF} | 75 | 300 | ns | |
| Rise and Fall Time Matching | T _{LRFM} | 80 | 125 | % | |
| Clock Timings: | | | | | |
| Low-Speed Data Rate | T _{LDRATHS} | 1.49925 | 1.50075 | Mb/s | |
| Low-Speed Data Timing: | | | · | | |
| Source Jitter for Differential Transition to SE0 Transition | T _{LDEOP} | -40 | 100 | ns | |
| Source Jitter total (including frequency tolerance): | | | | | |
| To Next Transition | T _{DDJ1} | -25 | 25 | ns | |
| For Paired Transitions | T _{DDJ2} | -14 | 14 | ns | |
| Differential Receiver Jitter: | | | | | |
| To Next Transition | T _{UJR1} | -152 | 152 | ns | |
| For Paired Transitions | T _{UJR2} | -200 | 200 | ns | |
| Source SE0 interval of EOP | T _{LEOPT} | 1.25 | 1.50 | μs | |
| Receiver SE0 interval of EOP | T _{LEOPR} | 670 | | ns | |
| Width of SE0 interval during differential transition | T _{LST} | | 210 | ns | |

Table 3-21. Low-Speed Source Electrical Characteristics



| Parameter | Symbol | Min | Max | Units |
|--|----------------------|---------|---------|-------|
| Driver Characteristics: | | | • | |
| Rise Time | T _{FR} | 4 | 20 | ns |
| Fall Time | T _{FF} | 4 | 20 | ns |
| Differential Rise and Fall Time Matching | T _{FRFM} | 90 | 111.11 | % |
| Clock Timings: | | | | |
| Full-Speed Data Rate | T _{FDRATHS} | 11.9940 | 12.0060 | Mb/s |
| Frame Interval | T _{FRAME} | 0.9995 | 1.0005 | ms |
| Consecutive Frame Interval Jitter | T _{RFI} | | 42 | ns |
| Full-Speed Data Timing: | · | | • | • |
| Source Jitter for Differential Transition to SE0 Transition | T _{FDEOP} | -2 | 5 | ns |
| Source Jitter total (including frequency tolerance): | | | | |
| To Next Transition | Три | -3.5 | 3.5 | ns |
| For Paired Transitions | T _{DJ2} | -4 | 4 | ns |
| Receiver Jitter: | | | | |
| To Next Transition | T _{JR1} | -18.5 | 18.5 | ns |
| For Paired Transitions | T _{JR2} | -9 | 9 | ns |
| Source SE0 interval of EOP | T _{FEOPT} | 160 | 175 | ns |
| Receiver SE0 interval of EOP | T _{FEOPR} | 82 | | ns |
| Width of SE0 interval during differential transition | T _{FST} | | 14 | ns |

Table 3-22. Full-Speed Source Electrical Characteristics




| Table 3-23. | Hi-Speed Source Electrical Characteristics |
|-------------|---|
|-------------|---|

| Parameter | Symbol | Min | Max | Units | | |
|---|----------------------|-----------------|----------------------|-------|--|--|
| Driver Characteristics: | | | | | | |
| Rise Time (10% - 90%) | T _{HSR} | 500 | | ps | | |
| Fall Time (10% - 90%) | T _{HSF} | 500 | | ps | | |
| Driver waveform requirements | See Figure 3-15 | See Figure 3-15 | | | | |
| Clock Timings: | | | | | | |
| Hi-Speed Data Rate | T _{HSDRAT} | 497.760 | 480.240 | Mb/s | | |
| Microframe Interval | T _{HSFRAME} | 124.9375 | 125.0625 | | | |
| Consecutive Microframe Interval Difference | T _{HSRFI} | | 4 Hi-Speed bit times | | | |
| Hi-Speed Data Timing: | | | | • | | |
| Data source jitter | See Figure 3-15 | | | | | |
| Receiver jitter tolerance | See Figure 3-13 | | | | | |

| Deverseter | O male al | D.4i-e | Mari | Linte |
|---|------------------------|--------|------|--------------|
| Parameter | Symbol | Min | Max | Units |
| Time to detect a downstream facing port connect event | | 2.5 | 2000 | μs |
| Time to detect a disconnect event at a hub's downstream facing port | | 2 | 2.5 | μs |
| Duration of driving resume to a downstream port | T _{DRSMDN} | 20 | | ms |
| Time from detecting downstream resume to rebroadcast | T _{URSM} | | 1.0 | ms |
| Inter-packet delay for packets traveling in same direction | T _{HSIPDSD} | 88 | | Bit times |
| Inter-packet delay for packets traveling in opposite direction | T _{HSIPDOD} | 8 | | Bit times |
| Inter-packet delay for root hub response for Hi-Speed | T _{HSRSPIPD1} | | 192 | Bit times |
| Time for which a Chirp J or Chirp K must be continuously detected by hub during Reset handshake | T _{FILT} | 2.5 | | μs |
| Time after end of device Chirp K by which hub must start driving first Chirp K in the hub's chirp sequence | Т _{DCHBIT} | | 100 | μs |
| Time for which each individual Chirp J or Chirp K in the chirp sequence is driven downstream by hub during reset | Т _{DCHBIT} | 40 | 60 | μs |
| Time before end of reset by which a hub must end its downstream chirp sequence | T _{DCHSE0} | 100 | 500 | μs |

Table 3-24. Hub Event Timings











Figure 3-13. Receiver Sensitivity for Transceiver at U2DP/U2DM












Figure 3-15. Transmit Waveform for Transceiver at U2DP/U2DM


Figure 3-16. Transmitter Measurement Fixtures













3.8.10 SPI Type Serial ROM Interface

| Parameter | Symbol | Min. | Max. | Units |
|---|-----------------------|------|------|-------|
| SPISCK Clock Frequency | | 1 | 20 | MHz |
| Clock pulses width Low | t _{SCLLOW} | 25 | | ns |
| Clock pulses width high | tsclhigh | 25 | | ns |
| SPICSB disable time | tscsdis | 100 | | ns |
| SPICSB setup time | t _{scssu} | 25 | | ns |
| SPICSB hold time | t _{SCSH} | 20 | | ns |
| SPISI setup time to SPISCK rising edge | t _{SDWSU} | 6 | | ns |
| SPISI hold time from SPISCK rising edge | t _{SDWH} | 6 | | ns |
| SPISO validate time from SPISCK falling edge | t _{SDRVALID} | | 25 | ns |
| SPISO hold time from SPISCK falling edge | t _{SDRH} | 0 | | ns |
| SPISO pull-up time from SPICSB disabled (Note) | t _{SRDET} | | 170 | ns |

Table 3-25. SPI Type Serial ROM Interface Signals Timing (SPI Mode 0)

Note "SPISO disable time from SPICSB disabled [t_{SDRDIS}]" is expanded including "SPISO pull-up time [t_{SRDET}]" as of Rev5.00. This specification must be met only if μ PD720201 and μ PD720202 aborts firmware loading by PCIe reset.







Figure 3-20. SPI Type Serial ROM Signal Timing








μPD720201/μPD720202

<R> 3.8.11 Overcurrent

| Parameter | Symbol | Min. | Max. | Units |
|---|--------------------|------|------|-------|
| PPON de-assert time from asserting OCIx | T _{OCDET} | 5 | 25 | ms |

Figure 3-22. Overcurrent Detect Timing

Table 3-26. Overcurrent Detect Timing





3.9 Power Consumption

| Parameter | Device connection | Condition | VDD10 line | VDD33 line | AVDD33 line | Units |
|----------------------|--|--|---------------|---------------|----------------|-------|
| Power Consumption | No device | There is no device on the ports under the L1 condition. | 10 | 0.4 | 1.0 | mA |
| | | There is no device on the ports under the L0 condition. | 150 | 3 | 22 | mA |
| | 1 device | Only one device is connected on the port. | | | | |
| | | Low-Speed data transfer on the port. | 30 | 3 | 10 | mA |
| | | Full-Speed data transfer on the port. | 140 | 3 | 22 | mA |
| | | Hi-Speed data transfer on the port. | 150 | 35 | 22 | mA |
| | | SuperSpeed transfer on the port. | 430 | 3 | 32 | mA |
| | 2 devices | Two devices are connected on the ports. | | | | |
| | | Low-Speed data transfer on the both ports. | 40 | 3 | 10 | mA |
| | | Full-Speed data transfer on the both ports. | 160 | 4 | 22 | mA |
| | | Hi-Speed data transfer on the both ports. | 150 | 43 | 22 | mA |
| | | SuperSpeed transfer on the both ports. | 520 | 3 | 32 | mA |
| | 3 devices | Three devices are connected on the ports. | | | | |
| | | Low-Speed data transfer on the three ports. | 40 | 3 | 10 | mA |
| | | Full-Speed data transfer on the three ports. | 170 | 5 | 22 | mA |
| | | Hi-Speed data transfer on the three ports. | 150 | 48 | 22 | mA |
| | | SuperSpeed transfer on the three ports. | 610 | 3 | 32 | mA |
| | 4 devices | Four devices are connected on the ports. | | | | |
| | | Low-Speed data transfer on the four ports. | 40 | 3 | 11 | mA |
| | | Full-Speed data transfer on the four ports. | 180 | 6 | 22 | mA |
| | | Hi-Speed data transfer on the four ports. | 150 | 55 | 22 | mA |
| | | SuperSpeed transfer on the four ports. | 700 | 3 | 32 | mA |
| | 4 SS hubs with SS and HS devices | Four SuperSpeed hub are connected on the all ports under SS and HS data transfer. | 710 | 57 | 32 | mA |
| | No device (D3-cold) | Power consumption during system sleep condition. (Wake On Connect, Wake On Disconnect and Wake On Over-current are disabled.) | 0.9 | 0.3 | 0.1 | mA |
| | | Power consumption during system sleep condition. (Wake On Connect, Wake On Disconnect and/or Wake On Over-current are enabled.) | 3.4 | 0.3 | 1.0 | mA |
| | LS device (D3-cold) | Power consumption during system sleep condition with one LS device enabling the remote wakeup function. | 2.9 | 0.3 | 0.1 | mA |

Table 3-27. Power Consumption of μ PD720201

Typical condition (T_A = 25°C, V_{DD33} = 3.3 V, V_{DD10} = 1.05 V), operating PCI Express Gen2 system.

| Parameter | Device connection | Condition | VDD10 line | VDD33 line | AVDD3 3 line | Units |
|----------------------|--|--|---------------|---------------|-----------------|-------|
| Power Consumption | No device | There is no device on the ports under the L1 condition. | 8 | 0.2 | 1.0 | mA |
| | | There is no device on the ports under the L0 condition. | 150 | 3 | 22 | mA |
| | 1 device | Only one device is connected on the port. | | | | |
| | | Low-Speed data transfer on the port. | 30 | 2 | 10 | mA |
| | | Full-Speed data transfer on the port. | 130 | 3 | 22 | mA |
| | | Hi-Speed data transfer on the port. | 140 | 35 | 22 | mA |
| | | SuperSpeed transfer on the port. | 360 | 2 | 32 | mA |
| | 2 devices | Two devices are connected on the ports. | | | | |
| | | Low-Speed data transfer on the both ports. | 30 | 2 | 11 | mA |
| | | Full-Speed data transfer on the both ports. | 150 | 3 | 22 | mA |
| | | Hi-Speed data transfer on the both ports. | 140 | 43 | 22 | mA |
| | | SuperSpeed transfer on the both ports. | 450 | 2 | 32 | mA |
| | 2 SS hubs with SS and HS devices | Two SuperSpeed hub are connected on the both ports under SS and HS data transfer. | 460 | 42 | 32 | mA |
| | No device (D3-cold) | Power consumption during system sleep condition. (Wake On Connect, Wake On Disconnect and Wake On Over-current are disabled.) | 0.7 | 0.1 | 0.1 | mA |
| | | Power consumption during system sleep condition. (Wake On Connect, Wake On Disconnect and/or Wake On Over-current are enabled.) | 2.2 | 0.1 | 0.9 | mA |
| | LS device (D3-cold) | Power consumption during system sleep condition with one LS device enabling the remote wakeup function. | 1.8 | 0.1 | 0.1 | mA |

| Table 3-28. | Power Consumption of μPD720202 |
|-------------|--------------------------------|
|-------------|--------------------------------|

Typical condition (T_A = 25°C, V_{DD33} = 3.3 V, V_{DD10} = 1.05 V), operating PCI Express Gen2 system.




С

(UNIT:mm)

4. PACKAGE DRAWINGS

- μPD720201K8-701-BAC-A
- μPD720201K8-711-BAC-A


68-PIN QFN (8x8)





- μPD720202K8-701-BAA-A
- μPD720202K8-711-BAA-A

48-PIN QFN (7x7)





5. RECOMMENDED SOLDERING CONDITIONS

The μ PD720201 and μ PD720202 should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact a Renesas Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.renesas.com/prod/package/manual/)

- μPD720201K8-701-BAC-A : 68-PIN QFN (8x8)
- μPD720202K8-701-BAA-A : 48-PIN QFN (7x7)
- μPD720201K8-711-BAC-A : 68-PIN QFN (8x8)
- μPD720202K8-711-BAA-A : 48-PIN QFN (7x7)

| Soldering Method | Soldering Conditions | Symbol |
|------------------|---|------------|
| Infrared reflow | Peak package's surface temperature: 260°C, Reflow time: 60 seconds or less (220°C or higher), Maximum allowable number of reflow processes: 3, Note Exposure limit 125°C afterwards), Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended. <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution> | IR60-107-3 |

Note The Maximum number of days during which the product can be stored at a temperature of 25°C and a relative humidity of 65% or less after dry-pack package is opened.



REVISION HISTORY

μ PD720201/ μ PD720202 Data Sheet

| Rev. | Date | | Description | | |
|------|--------------------|------|---|--|--|
| | | Page | Summary | | |
| 0.01 | Dec. 7, 2010 | - | First Edition issued | | |
| 0.02 | Apr. 21, 2011 | - | Chapter1 Updated ordering information. | | |
| | | | Chapter2 Updated Table 5-1. SPI Interface Chapter4 Updated Package information. | | |
| 0.03 | June 6, 2011 | - | Chapter 1 Changed the revision of USB Battery Charging Specification Chapter 5 Updated the Recommended Soldering Condition Information | | |
| 0.04 | September 16, 2011 | - | Chapter 1 Updated the section 1.2 Applications Chapter 2 Modified the misdescription of SMIB (I/O Type) of Table 2-4. System Interface Signal. Chapter 3 Updated the SPI Type Serial ROM Interface | | |
| 1.00 | September 26, 2011 | - | Updated the Power Consumption Document promoted from Preliminary Data to full Data. (Document No. R19DS0047E) Chapter 3 Modified the misdescription OCIxB of the section 3.1 Buffer List | | |
| 2.00 | March 2, 2012 | - | Chapter 1 Modified the typo of part number of section 1.5 Pin Configuration Chapter 2 Changed the Function of SPISO of Table 2-7. SPI Interface | | |

| Rev. | Date | Description | | | | |
|------|--------------------|-------------|---|---|--|--|
| | | Page | | Summary | | |
| 3.00 | May 25, 2012 | - | • | Chapter 1 | | |
| | | | | Updated 1.3 Ordering Information | | |
| | | | | Updated 1.5 Pin Configuration (TOP VIEW) | | |
| | | | • | Chapter 3 | | |
| | | | | Updated the Operating Temperature Table 3-5. Recommended Operating Ranges | | |
| | | | | Deleted the condition of Table 3-6. DC Characteristics | | |
| | | | | Deleted the condition of Table 3-9. System clock (XT1/XT2) ratings | | |
| | | | | Deleted the condition of Table 3-11. Power on Reset (PONRSTB) Timings | | |
| | | | | Change the parameter name & value of Table 3-13. PCI Express Interface -Power-Up and PECREQB Signal Timings | | |
| | | | | Added the remark to Figure 3-9. Power Up and Reset | | |
| | | | • | Chapter 4 | | |
| | | | | Added the part number | | |
| | | | • | Chapter 5 | | |
| | | | | Added the part number | | |
| 4.00 | September 20, 2012 | - | • | Chapter 3 | | |
| | | | | Deleted the description of section 3.9 | | |
| 5.00 | January 17, 2013 | | • | Chapter 1 | | |
| | | | | Updated 1.1 Features | | |
| | | | | Added "Note" to 1.3 Ordering Information | | |
| | | | • | Chapter 3 | | |
| | | | | Updated Table3-25 SPI Type Serial ROM Interface Signals Timing (SPI Mode 0) | | |
| | | | | Added Figure 3-21 SPISO Pull-up Timing from SPICSB disabled | | |
| | | | • | All Chapters | | |
| | | | | Modified the typo | | |
| 6.00 | January 29, 2014 | - | • | Chapter 3 | | |
| | | | | Added the section 3.8.11 Overcurrent | | |

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious properly damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics and amages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boules Var Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-989-5441, Fax: +1-905-989-3220 Renesas Electronics Europe Limited Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-551-7804 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8255-1155, Fax: +86-10-825-7679 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Towers, 555 LanGao Rd., Putuo District, Shanghai, China Tel: +86-10-825-1155, Fax: +86-21-2226-0989 Renesas Electronics Hong Kong Limited Unit 1801-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-08-818, Fax: +852-2886-9022/9044 Renesas Electronics Inwar Co., Ltd. 13F, No. 383, Fu Shing North Road, Taipei, Taiwan Tel: +86-08-075-9600, Fax: +868-2:8175-9670 Renesas Electronics MangAn, Taipei, Taiwan Tel: +86-2:41-2020, Fax: +865-2:1300 Renesas Electronics Milbaysi Sdn.Bdd. 011 1906, Blook B, Menara Amoorp. Amoorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3:7955-9390, Fax: +60-3:7955-9510 Renesas Electronics Kong Co., Ltd. 12F, .234 Tehteran-ro, Gangam-Gu, Seoul, 135-080, Korea Tel: +60-3:7955-9390, Fax: +60-3:7955-9510