# DATA SHEET

Part No.	AN41919A
Package Code No.	*QFN044-P-0606D

#### Contents

■ Overview	3
■ Features	3
■ Applications	. 3
■ Package	3
■ Type	. 3
■ Application Circuit Example	4
■ Pin Descriptions	6
■ Absolute Maximum Ratings	. 8
■ Operating Supply Voltage Range	8
■ Allowable Current and Voltage Range	9
■ Electrical Characteristics	10
■ Electrical Characteristics (Reference values for design)	12
■ Technical Data	14
I/O block circuit diagrams and pin function descriptions	14
2. Read / Write of serial data	25
3. Register table	26
4. Register function table	27
5. P <sub>D</sub> — T <sub>a</sub> diagram	29
■ Usage Notes	30
Special attention and precaution in using	30
Notes of Power I SI	21

### AN41919A

#### DC IRIS Control LSI for IP Camera and Network Camera

#### Overview

AN41919A is a DC IRIS control LSI for IP camera and security camera. It integrates digital PID control circuit and is able to control various IRIS motors.

#### ■ Features

- Built-in DC IRIS controller
- DC IRIS control by 4-line serial data communication

#### ■ Applications

• IP camera, security camera


#### ■ Package

• 44 pin Plastic Quad Flat Non-leaded Package (QFN Type)

#### ■ Type


• Bi-COMS IC

#### ■ Application Circuit Example1 (Analog Luminance signal)



Notes) • This application circuit is an example. The operation of mass production set is not guaranteed. Perform enough evaluation and verification on the design of mass production set.

#### ■ Application Circuit Example2 (continued) (PWM signal)



Notes) • This application circuit is an example. The operation of mass production set is not guaranteed. Perform enough evaluation and verification on the design of mass production set.

**Panasonic** 

#### ■ Pin Descriptions

Pin No.	Pin name	Type	Description
1	N. C.	_	N. C.
2	VREF	Output	Reference voltage for damping coil signal amplifier
3	CREF	_	(AVDD3)/2 capacitor connection pin
4	AVDD3	Power supply	3 V analog power supply
5	ADCIN	Input	ADC test input
6	TESTOUT	Output	Test output
7	AMPINP	Input	Damping coil signal amplifier non-inverting input
8	AMPINN	Input	Damping coil signal amplifier inverting input
9	AMPOUT	Output	Damping coil signal amplifier output
10	N. C.	_	N. C.
11	N. C.	_	N. C.
12	N. C.	_	N. C.
13	DRV_OUT1	Output	Motor output 1
14	GND5	Ground	GND for motor
15	VDD5	Power supply	Power supply for motor
16	DRV_OUT2	Output	Motor output 2
17	N. C.	_	N. C.
18	SOUT	Output	Serial data output
19	CS	Input	Chip select signal input
20	SCK	Input	Serial clock input
21	SIN	Input	Serial data input
22	N. C.	_	N. C.
23	N. C.	_	N. C.
24	OSCIN	Input	System clock input
25	VD_IN	Input	IRIS video sync signal input
26	DVDD	Power supply	3 V digital power supply
27	MONI_1	Output	Monitor output 1
28	GNDD	Ground	Digital GND
29	MONI_2	Output	Monitor output 2
30	RST	Input	Reset signal input
31	ENABLE	Input	Enable signal input
32	N. C.	_	N. C.
33	N. C.	_	N. C.
34	N. C.	_	N. C.
35	N. C.	_	N. C.

#### ■ Pin Descriptions (continued)

Pin No.	Pin name	Туре	Description
36	CLK_SW	Input	System clock frequency select
37	TEST	Input	Test mode input
38	AMP2REF	_	Reference voltage for CDS signal amplifier
39	GNDA	Ground	3 V analog GND
40	AMP2INP	Input	CDS signal input
41	AMP2OUT	Output	CDS signal amplifier output
42	BUF_OUT	Output	PWM signal output
43	PWM_IN	Input	PWM signal input
44	N. C.	_	N. C.

#### ■ Absolute Maximum Ratings

Note) Absolute maximum ratings are limit values which do not result in damages to this IC, and IC operation is not guaranteed at these limit values.

A No.	Parameter	Symbol	Rating	Unit	Notes
1	Controller consists coltage	AVDD3	- 0.3 to +4.0	V	*1
1	Controller supply voltage	DVDD		*1	
2	Supply voltage for motor controller	VDD5	- 0.3 to +6.0	V	*1
3	Power dissipation	$P_{D}$	141.4	mW	*2
4	Operating ambient temperature	T <sub>opr</sub>	-20 to +85	°C	*3
5	Storage temperature	$T_{stg}$	-55 to +125	°C	*3
6	Motor driver H bridge drive current	I <sub>M</sub>	±0.15	A/ch	_
7	Digital input voltage	V <sub>in</sub>	- 0.3 to (DVDD + 0.3)	V	*4

Notes) \*1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

#### ■ Operating Supply Voltage Range

Parameter	Symbol		Range		Unit	Notes
Farameter	Symbol	Min	Тур	Max	Offic	Notes
	AVDD3	2.7	3.1	3.6		
Supply voltage range	DVDD	2.7	3.1	3.6	V	*1
	VDD5	3.0	4.8	5.5		

Note) \*1: The values under the condition not exceeding the above absolute maximum ratings and the power dissipation.

<sup>\*2:</sup> The power dissipation shown is the value at  $T_a = 85^{\circ}C$  for the independent (unmounted) IC package without a heat sink. When using this IC, refer to the  $P_D$ - $T_a$  diagram in the  $\blacksquare$  Technical Data standard and design the heat radiation with sufficient margin so that the allowable value might not be exceeded based on the conditions of power supply voltage, load, and ambient temperature.

<sup>\*3:</sup> Except for the power dissipation, operating ambient temperature, and storage temperature, all ratings are for T<sub>a</sub> = 25°C.

<sup>\*4 :</sup> (DVDD + 0.3) V must not be exceeded 4.0 V.

#### ■ Allowable Current and Voltage Range

Notes) • Allowable current and voltage ranges are limit ranges which do not result in damages to this IC, and IC operation is not guaranteed within these limit ranges.

- Voltage values, unless otherwise specified, are with respect to GND.
   GND is voltage for GNDA, GNDD, and GND5. GND = GNDA = GNDD = GND5
- VCC3V is voltage for AVDD3 and DVDD. AVDD3 = DVDD
- Do not apply external currents or voltages to any pin not specifically mentioned.
- For the circuit currents, "+" denotes current flowing into the IC, and "-" denotes current flowing out of the IC.

Pin No.	Pin name	Rating	Unit	Notes
5	ADCIN	-0.3 to (AVDD3 + 0.3)	V	*1
7	AMPINP	-0.3 to (AVDD3 + 0.3)	V	*1
8	AMPINN	-0.3 to (AVDD3 + 0.3)	V	*1
19	CS	-0.3 to (DVDD $+0.3$ )	V	*1
20	SCK	-0.3 to (DVDD $+0.3$ )	V	*1
21	SIN	-0.3 to (DVDD $+0.3$ )	V	*1
24	OSCIN	-0.3 to (DVDD + 0.3)	V	*1
25	VD_IN	-0.3 to (DVDD $+0.3$ )	V	*1
30	RST	-0.3 to (DVDD + 0.3)	V	*1
31	ENABLE	-0.3 to (DVDD $+0.3$ )	V	*1
36	CLK_SW	-0.3 to (DVDD $+0.3$ )	V	*1
37	TEST	-0.3 to (DVDD $+0.3$ )	V	*1
40	AMP2INP	-0.3 to (AVDD3 + 0.3)	V	*1
43	PWM_IN	- 0.3 to (DVDD + 0.3)	V	*1

Pin No.	Pin name	Rating	Unit	Notes
13	DRV_OUT1	±0.15	A	
16	DRV_OUT2	±0.15	A	_

Note) \*1: (AVDD3 + 0.3) V must not be exceeded 4.0 V, and (DVDD + 0.3) V must not be exceeded 4.0 V.

#### ■ Electrical Characteristics at VDD5 = 4.8 V, DVDD = AVDD3 = 3.1 V

Note)  $T_a = 25^{\circ}C \pm 2^{\circ}C$  unless otherwise specified.

B No.	Parameter	Symbol	Conditions		Limits	Unit	Notes	
D NO.	Parameter	Symbol	Conditions	Min	Min Typ Max		Offic	Notes
Curre	nt circuit					•		
P1	3 V supply current on Reset	Icc3 <sub>reset</sub>	RST = Low, No 27 MHz input	_	0	10.0	μΑ	_
P2	3 V supply current on Enable	Icc3 <sub>enable</sub>	RST = High, ENABLE = High, 27 MHz input, Output open	_	7	14	mA	_
Р3	VDD5 supply current on Reset	Icc5 <sub>reset</sub>	RST = Low, No 27 MHz input	_	0	3.0	μΑ	_
P4	VDD5 supply current on Enable	Icc5 <sub>enable</sub>	RST = High, ENABLE = High, 27 MHz input, Output open	_	0.2	0.4	mA	_
P5	Supply current on Standby	Icc <sub>standby</sub>	RST = High, ENABLE = Low, 27 MHz input, output open Total current	_	2	4	mA	_
Digita	l input / output							
D1	High-level input	V <sub>in(H)</sub>	RST	0.54 × DVDD		DVDD + 0.3	V	
D2	Low-level input	V <sub>in(L)</sub>	RST	-0.3	_	0.2 × DVDD	V	-
D3	SOUT High-level output	V <sub>out(H):</sub> SDATA	[SOUT] 1 mA Source	DVDD - 0.5	_	_	V	_
D4	SOUT Low-level output	V <sub>out(L):</sub>	[SOUT] 1 mA Sink	_	_	0.5	V	_
D5	MONI_1 to 2 High-level output	V <sub>out(H):</sub>	_	0.9 × DVDD	_	_	V	_
D6	MONI_1 to 2 Low-level output	V <sub>out(L):</sub>	_	_	_	0.1 × DVDD	V	_
D7	Input pull-down resistance	R <sub>pullret</sub>	RST, ENABLE	50	100	200	kΩ	_
Motor	driver							
H1	H bridge ON resistance	R <sub>onIR</sub>	IM = 50 mA	_	_	5	Ω	_
Н2	H bridge leak current	I <sub>leakIR</sub>	_	_	_	0.8	μΑ	_
	L.		l.					_

#### ■ Electrical Characteristics (continued) at VDD5 = 4.8 V, DVDD = AVDD3 = 3.1 V

Note)  $T_a = 25^{\circ}C\pm 2^{\circ}C$  unless otherwise specified.

В	Parameter	Cymabal	Conditions		Limits		Unit	Notes		
No.	Parameter	Symbol	Mir		Тур	Max	Offic	Notes		
AMP	AMP (Damping Coil signal Amplifier)									
O1	Input voltage range	$V_{IN}$	AMPINN = 1.55 V	1.05	_	2.05	V	_		
O2	Input offset voltage	$V_{OF}$	_	-15	_	15	mV	_		
О3	Output voltage (Low)	V <sub>OL</sub>	ILOAD = $-100 \mu\text{A}$	_	0.2	0.4	V	_		
O4	Output voltage (High)	$V_{OH}$	ILOAD = $100 \mu A$	AVDD3 - 0.4	AVDD3 - 0.2		V	_		
О5	Gain	$V_{OG}$	Gain setting value : 0h	19.7	21.9	24.1	V/V	_		
AMP2	2 (CDS signal Amplifier)									
06	Input offset voltage	$V_{\mathrm{OF2}}$	_	-20	_	20	mV	_		
О7	Output voltage (Low)	$V_{OL2}$	ILOAD = $-100 \mu A$	_	0.2	0.4	V	_		
O8	Output voltage (High)	$V_{\mathrm{OH2}}$	ILOAD = $100 \mu A$	AVDD3 - 0.4	AVDD3 - 0.2		V	_		
О9	Gain	$V_{\rm OG2}$	Gain setting value : 9h	1.75	2	2.25	V/V	_		
Refer	ence voltage output block									
O10	Output voltage	VREF	ILOAD = 0 A, $CVREF = 0.1 \mu F$	1.45	1.55	1.65	V	_		

#### ■ Electrical Characteristics (Reference values for design) at VDD5 = 4.8 V, DVDD = AVDD3 = 3.1 V

Notes)  $T_a = 25^{\circ}C \pm 2^{\circ}C$  unless otherwise specified.

The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection. If a problem does occur related to these characteristics, we will respond in good faith to user concerns.

В	Demonstra	0	0 - 1141	Refe	rence va	lues	Unit	Notes
No.	Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Notes
Seria	Serial port input						•	
S1	Serial clock	Sclock	_	1	_	5	MHz	_
S2	SCK low time	T1	_	100	_	_	ns	_
S3	SCK high time	T2	_	100	_	_	ns	_
S4	CS setup time	Т3	_	60	_	_	ns	_
S5	CS hold time	T4	_	60		_	ns	_
S6	CS disable high time	T5	_	100	_	_	ns	_
S7	SIN setup time	Т6	_	50	_	_	ns	_
S8	SIN hold time	T7	_	50	_	_	ns	_
S9	SOUT delay time	Т8	_	_	_	60	ns	_
S10	SOUT hold time	Т9	_	60	_	_	ns	_
S11	SOUT Enable-Hi-Z time	T10	_	_	_	60	ns	_
S12	SOUT Hi-Z-Enable time	T11	_	_	_	60	ns	_
S13	SOUT C load	T <sub>SC</sub>	_	_	_	40	pF	_
Digita	l input / output							
D8	High-level input threshold voltage	$V_{\text{in(H)}}$	SCK, SIN, CS, OSCIN, VD_IN, ENABLE, CLK_SW TEST	_	1.36	_	V	_
D9	Low-level input threshold voltage	V <sub>in(L)</sub>	SCK, SIN, CS, OSCIN, VD_IN, ENABLE, CLK_SW TEST	_	1.02	_	V	_
D10	RST signal pulse width	T <sub>rst</sub>	_	100	_	_	μs	_
D11	Input hysteresis width	$V_{ m hysin}$	SCK, SIN, CS, OSCIN, VD_IN, ENABLE, CLK_SW TEST	_	0.34	_	V	_
D12	CS signal wait time 1	T <sub>(VD-CS)</sub>		400			ns	_
D13	CS signal wait time 2	T <sub>(CS-DT1)</sub>	_	5			μs	_

■ Electrical Characteristics (Reference values for design) (continued) at VDD5 = 4.8 V, DVDD = AVDD3 = 3.1 V

Notes)  $T_a = 25^{\circ}\text{C}\pm 2^{\circ}\text{C}$  unless otherwise specified.

The characteristics listed below are reference values derived from the design of the IC and are not guaranteed by inspection. If a problem does occur related to these characteristics, we will respond in good faith to user concerns.

	5 ,	0 1 1	0 1:::	Ref	erence va	lues	Lloit	
B No.	Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Notes
IRIS d	control							
IR1	AD sampling frequency	IRIS <sub>Sample</sub>	OSCIN = 27 MHz	_	500	_	kHz	_
Thern	nal shutdown							
T1	Thermal shutdown operation temperature	$T_{tsd}$	_	_	150	_	°C	_
T2	Thermal shutdown hysteresis width	$\Delta T_{tsd}$	_	_	40	_	°C	
Suppl	y voltage monitor circuit							
R1	AVDD3 Reset operation	V <sub>rston</sub>	_	_	2.27	_	V	_
R2	AVDD3 Reset hysteresis width	V <sub>rsthys</sub>	_	_	0.2	_	V	_
R3	VDD5 Reset operation	V <sub>rstISon</sub>	_	_	2.2	_	V	_
R4	VDD5 Reset hysteresis width	V <sub>rstIShys</sub>	_	_	0.2	_	V	_
8 bit E	OAC for Damping Coil signal Ampli	fier Offset ac	ljustment					
DA1	Adjustment range (High)	DAOTHof	_	_	AVDD3	_	V	_
DA2	Adjustment range (Low)	DAOTLof	_	_	0	_	V	_
10 bit	ADC							
AD1	Input Range (High)	$V_{in(H)}$	_	_		AVDD3 - 0.2	V	
AD2	Input Range (Low)	V <sub>in(L)</sub>	_	0.2	_	_	V	_
AD3	DNLE (Differential linearity error)	DNL10A	_	_	1.0	_	LSB	_
AD4	INLE (Integral linearity error)	INL10A	_	_	2.0	_	LSB	_
Refer	ence voltage output block							
011	Output voltage 1	VREFH	ILOAD = $100 \mu A$ , CVREF = $0.1 \mu F$		_	VREF + 0.1	V	
O12	Output voltage 2	VREFL	ILOAD = $-100 \mu A$ , CVREF = $0.1 \mu F$	VREF - 0.1	_	_	V	

#### ■ Technical Data

#### 1. I/O block circuit diagrams and pin function descriptions

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
1	_	_	_	N.C.
2	_	AVDD3  AVDD3  GNDA  AVDD3  GNDA	_	VREF Reference voltage for Damping Coil signal amplifier
3	_	AVDD3  AVDD3  AVDD3  GNDA  GNDA  GNDA	25 kΩ	CREF (AVDD3)/2 capacitor connection pin
4	AVDD3	4 GNDA	_	AVDD3 3 V analog power supply pin

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
5	_	AVDD3 5 1k	_	ADCIN ADC test input pin
6	_	AVDD3  AVDD3  AVDD3  AVDD3  GNDA GNDA GNDA	_	TESTOUT Test output pin
7	_	AVDD3  Onda	_	AMPINP Damping Coil signal amplifier non- inverting input pin
8	_	AVDD3  8 25k GNDA	_	AMPINN Damping Coil signal amplifier inverting input pin

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
9	_	AVDD3 AVDD3 AVDD3 GNDA GNDA GNDA	_	AMPOUT Damping Coil signal amplifier output pin
10	_			N.C.
11		_	_	N.C.
12	_			N.C.

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
13	_	13 16	_	DRV_OUT1 Motor output pin 1
14	GND5	(14)	_	GND5 5 V GND pin
15	VDD5	(15)	_	VDD5 5 V power supply pin
16	_	13 16 14	_	DRV_OUT2 Motor output pin 2

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
17		_		N.C.
18	GNDD to DVDD logic signal output / Hi-Z	DVDD DVDD  GNDD (8)	_	SOUT Serial data output pin
19	GNDD to DVDD logic signal input	DVDD DVDD 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Hi-Z	CS Chip select signal input pin (Schmidt)
20	GNDD to DVDD logic signal input	DVDD DVDD 1k 20 GNDD 77 GNDD 77	Hi-Z	SCK Serial clock input pin (Schmidt)

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
21	GNDD to DVDD logic signal input	DVDD DVDD 1k 21 GNDD m	Hi-Z	SIN Serial data input pin (Schmidt)
22	_	_	_	N.C.
23	_	_	_	N.C.
24	GNDD to DVDD logic signal input	DVDD DVDD 1k GNDD 77 GNDD 77	Hi-Z	OSCIN System clock input pin

1. I/O block circuit diagrams and pin function descriptions (continued)

Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
25	GNDD to DVDD logic signal input	DVDD DVDD 1k GNDD 77 GNDD 77	Hi-Z	VD_IN IRIS video sync. signal input pin (Schmidt)
26	_	26 GNDD	_	DVDD 3 V digital power supply pin
27	GNDD to DVDD logic signal output	DVDD DVDD  GNDD GNDD 77	_	MONI_1 Monitor 1 output pin
28	_	28)	_	GNDD Digital GND pin

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
29	GNDD to DVDD logic signal output	DVDD DVDD  GNDD GNDD GNDD GNDD T	I	MONI_2 Monitor 2 output pin
30	Logic signal input	DVDD DVDD 1k 1k GNDD GNDD	100 kΩ	RST Reset signal input pin
31	Logic signal input	DVDD DVDD 1k 1k GNDD GNDD GNDD	100 kΩ	ENABLE Enable signal input pin
32	_	<u></u>	_	N.C.

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
33	_		_	N.C.
34	_		_	N.C.
35	_	_		N.C.
36	_	DVDD  1k  36  GNDD  GNDD  GNDD  GNDD	10 kΩ	CLK_SW System clock frequency select

1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
37	_	DVDD  OVDD  OVDD	10 kΩ	TEST Test mode input pin TEST
38	_	AVDD3 AVDD3  AVDD3  GNDA  GNDA  GNDA	9 kΩ	AMP2REF Reference voltage for CDS signal amplifier
39	_	39	_	GNDA 3 V analog GND
40	_	AVDD3  40  GNDA	_	AMP2INP CDS signal input pin


1. I/O block circuit diagrams and pin function descriptions (continued)

Pin No.	Waveform and voltage	Internal circuit	Impedance	Description
41	_	AVDD3 AVDD3 AVDD3 GNDA GNDA	_	AMP2OUT CDS signal amplifier output pin
42	_	DVDD DVDD  GNDD    GNDD   GNDD     GNDD     GNDD    GNDD    GNDD    GNDD     GNDD     GNDD     GNDD     GNDD      GNDD     GNDD       GNDD         GNDD		BUF_OUT PWM signal output pin
43	_	DVDD DVDD 1k GNDD GNDD GNDD GNDD		PWM_IN PWM signal input pin
44	_	<u>-</u>	_	N.C.

#### 2. Read / Write of serial data

Note) The characteristics listed below are reference values derived from the design of the IC and are not guaranteed.

#### Register input / output signal specification WRITE mode (ASIC to MOTOR DRIVER) T5 CS (CS disable T3 (CS setup time) low time) T1 (SCLK low time) A0 A1 C1D0D1 D2 D3 D13 D14 D15 SCLK T2 (SCLK high time) T6 (SIN setup time) T7 (SIN hold time) (CS hold time) SIN C1 D15 R/W



Notes) \*1 : CS default value of each cycle (Write / Read mode) starts from Low-level.

Address

\*2: It is necessary to input the system clock OSCIN in write mode.

Ver. AEB 25

Write data

#### ■ Technical Data (continued)

#### 3. Register table

#### Register table

			Bit														
Address	Register name	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
00h	Luminance Target	_	_	_	_		_		Y_TGT[9:0]								
01h	Target Update Timing	Y_PWM _POL	Y_PWM _ON	CDS_ AMP_ OFF	Reserved	_	_	_	_					DATE[7:0	]		
02h	PID Filter(1)	_	_	_	TGT_ FLT_ OFF		TGT_LPI	F_FC[3:0]		_	_	DEC_ AVE		AV	E_SPEED	[4:0]	
03h	PID(1)	PID_ INV	_	_	LMT_ ENB		ARW	7[3:0]		_			Ι	OGAIN[6:	0]		
04h	PID(2)		PID_PO	LE[3:0]			PID_ZE	RO[3:0]			IRIS_RO	UND[3:0]		1	IRIS_CAL	C_NR[3:0	)]
05h	PID Filter(2)	_	_	_	_	PWM_ FIL_ OFF	PWM	1_LPF_FC	[_LPF_FC[2:0] AS_FLT OFF A			ND_LPF_	FC[2:0]		LPF_FC_ D[1:0]	OVER_LPF_FC_ 1ST[1:0]	
06h	Offset DAC	_	_	_	_		_	_	_		DAMP_OF			SET_DAC[7:0]			
07h	Analog Adder	_	_	_	_		Y_MI	X[3:0]		_			_	DAMP_MIX[3:0]			
08h	Analog LPF/Gain		Y_GA	IN[3:0]	•		DAMP_C	GAIN[3:0]		_	_	Y_FL	T[1:0]	_	— — DAMP_FLT[1:0]		FLT[1:0]
09h	PWM/Enable	TEST EN1	_	DT_A IRIS	ADJ_ [1:0]	_	PW	M_IRIS[2	2:0]		PID_CLIP[3:0] ASWMODE[1:0] V P(			VD_ POL	ENABLE		
0Ah	ADC Read	_	_	_	_	_	_				1	RSAD[9:0	] read onl	y			
0Bh	Reserved								Panasonio	c Reserved							
0Ch	Pulse Generator	_	_	_	_		_					STAR	T1[9:0]				
0Dh	Pulse Generator	P1EN	_	_	_		•				WIDTH	H1[11:0]					
0Eh	Pulse Generator	_	_	_	_		_					STAR	Г2[9:0]				
0Fh	Pulse Generator	P2EN	_		_		_	_	_	-	_			WIDT	H2[5:0]		
20h	Test mode selection	TEST EN2	_		_	ı	_	Panasonic									
21h	Test mode selection	_	_	_	_	_	DUTY_ TEST	TGT_IN_TEST[9:0]									
22h	Reserved								Panasonio	c Reserved							
3Fh	Reserved								Panasonio	c Reserved							

— : Use prohibited

#### ■ Technical Data (continued)

#### 4. Register function table


Address	Register name / Bit wide	Function
00h	Y_TGT[9:0]	Luminance target
01h	TGT_UPDATE[7:0]	Y_TGT update delay time
	CDS_AMP_OFF	Luminance signal amplifier enable / disable
	Y_PWM_ON	PWM (luminance signal modulation) buffer enable / disable
	Y_PWM_POL	PWM_IN polarity selection
02h	AVE_SPEED[3:0]	DEC_AVE time controller
	DEC_AVE	Moving average of Luminance target
	TGT_LPF_FC[3:0]	Luminance target value LPF cut-off frequency
	TGT_FLT_OFF	IRIS target value LPF function enable / disable
03h	DGAIN[6:0]	PID controller digital gain
	ARW[3:0]	Number of bits in PID controller integrator
	LMT_ENB	PID controller integral stop
	PID_INV	PID controller polarity
04h	IRIS_CALC_NR[3:0]	PID controller integral error cumulative prevention level
	IRIS_ROUND[3:0]	PID controller differential error cumulative prevention level
	PID_ZERO[3:0]	PID controller zero point
	PID_POLE[3:0]	PID controller pole
05h	OVER_LPF_FC_1ST[1:0]	ADC feedback filter (1) cut-off frequency
	OVER_LPF_FC_2ND[1:0]	ADC feedback filter (2) cut-off frequency
	ASOUND_LPF_FC[2:0]	Filter cut-off frequency before PID controller
	AS_FLT_OFF	Filter before PID controller enable / disable
	PWM_LPF_FC[2:0]	LPF cut-off frequency after PID controller
	PWM_FLT_OFF	LPF after PID controller enable / disable
06h	DAMP_OFFSET_DAC[7:0]	Offset adjustment for damping coil output amplifier
07h	DAMP_MIX[3:0]	Damping coil signal mixed gain
	Y_MIX[3:0]	Luminance signal mixed gain
08h	DAMP_FLT[1:0]	Damping coil signal LPF cut-off frequency
	Y_FLT[1:0]	Luminance signal LPF cut-off frequency
	DAMP_GAIN[3:0]	Damping coil signal amplifier gain
	Y_GAIN[3:0]	Luminance signal amplifier gain

#### ■ Technical Data (continued)

4. Register function table (continued)

Address	Register name / Bit wide	Function
09h	ENABLE	Enable / Disable CTL
	VD_POL	VD_IN polarity selection
	ASWMODE[1:0]	ADCIN pin connection selection
	PID_CLIP[3:0]	PWM max-duty control
	PWM_IRIS[2:0]	PWM frequency of IRIS block output
	DT_ADJ_IRIS[1:0]	Dead time correction of IRIS block output
	TESTEN1	Test mode enable 1
0Ah	IRSAD[9:0]	ADC output for IRIS (read only)
0Ch	START1[9:0]	Pulse 1 start time
0Dh	WIDTH1[11:0]	Pulse 1 width
	P1EN	Pulse 1 output enable
0Eh	START2[9:0]	Pulse 2 start time
0Fh	WIDTH2[5:0]	Pulse 2 width
	P2EN	Pulse 2 output enable
20h	PLS_SEL[3:0]*	Monitor output selection
	TESTEN2	Test mode enable 2
21h	DUTY_TEST	IRIS test mode 1
	TGT_IN_TEST[9:0]	IRIS test mode 2

# ■ Technical Data (continued) 5. P<sub>D</sub> — T<sub>a</sub> diagram



#### ■ Usage Notes

- Special attention and precaution in using
  - 1. This IC is intended to be used for general electronic equipment [IP camera and network camera].
    - Consult our sales staff in advance for information on the following applications:
    - Special applications in which exceptional quality and reliability are required, or if the failure or malfunction of this IC may directly jeopardize life or harm the human body.
    - Any applications other than the standard applications intended.
      - (1) Space appliance (such as artificial satellite, and rocket)
      - (2) Traffic control equipment (such as for automobile, airplane, train, and ship)
      - (3) Medical equipment for life support
      - (4) Submarine transponder
      - (5) Control equipment for power plant
      - (6) Disaster prevention and security device
      - (7) Weapon
      - (8) Others: Applications of which reliability equivalent to (1) to (7) is required

It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the IC described in this book for any special application, unless our company agrees to your using the IC in this book for any special application.

- 2. Pay attention to the direction of LSI. When mounting it in the wrong direction onto the PCB (printed-circuit-board), it might smoke or ignite.
- 3. Pay attention in the PCB (printed-circuit-board) pattern layout in order to prevent damage due to short circuit between pins. In addition, refer to the Pin Description for the pin configuration.
- 4. Perform a visual inspection on the PCB before applying power, otherwise damage might happen due to problems such as a solder-bridge between the pins of the semiconductor device. Also, perform a full technical verification on the assembly quality, because the same damage possibly can happen due to conductive substances, such as solder ball, that adhere to the LSI during transportation.
- 5. Take notice in the use of this product that it might break or occasionally smoke when an abnormal state occurs such as output pin-V<sub>CC</sub> short (Power supply fault), output pin-GND short (Ground fault), or output-to-output-pin short (load short).
  And, safety measures such as an installation of fuses are recommended because the extent of the above-mentioned damage and smoke emission will depend on the current capability of the power supply.
- 6. When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- 7. When using the LSI for new models, verify the safety including the long-term reliability for each product.
- 8. When the application system is designed by using this LSI, be sure to confirm notes in this book. Be sure to read the notes to descriptions and the usage notes in the book.

#### Usage Notes (continued)


#### • Notes of Power LSI

- 1. The protection circuit is for maintaining safety against abnormal operation. Therefore, the protection circuit should not work during normal operation.
  - Especially for the thermal protection circuit, if the area of safe operation or the absolute maximum rating is momentarily exceeded due to output pin to  $V_{CC}$  short (Power supply fault), or output pin to GND short (Ground fault), the LSI might be damaged before the thermal protection circuit could operate.
- 2. Unless specified in the product specifications, make sure that negative voltage or excessive voltage are not applied to the pins because the device might be damaged, which could happen due to negative voltage or excessive voltage generated during the ON and OFF timing when the inductive load of a motor coil or actuator coils of optical pick-up is being driven.
- 3. The product which has specified ASO (Area of Safe Operation) should be operated in ASO.
- 4. Verify the risks which might be caused by the malfunctions of external components.
- 5. Apply voltage from a low-impedance to power supply pins and connect a bypass capacitor to the LSI as near as possible.

#### • Notes for this LSI

#### Power-on and Supply voltage

When supplying to AVDD3 (Pin 4) ,VDD5 (Pin 15) , and DVDD (Pin 26), or raising supply voltage for these pins, set the rising speed of supply voltage to less than  $0.05 \text{ V/}\mu\text{s}$ . AVDD3, VDD5, and DVDD can be powered on in any sequence.



#### Connections to VREF and CREF

To VREF (Pin 2), do not connect other than recommended capacitor and damp coil.

To CREF (Pin 3), do not connect other than recommended capacitor.

## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book.

  Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202