X67BC8513.L12

1 General information

1.1 Other applicable documents

For additional and supplementary information, see the following documents.

Other applicable documents

Document name	Title
MAX67	X67 system user's manual
MAEMV	Installation / EMC guide

1.2 Order data

Order number	Short description	Figure
	Bus controller modules	
X67BC8513.L12	X67 bus controller, 1 POWERLINK interface, X2X Link power supply 15 W, 12 digital channels configurable as inputs or outputs, 24 VDC, 0.5 A, configurable input filter, 1 event counters 50 kHz, 1 analog input 0 to 20 mA, 12-bit, M12 connectors, high-density module	

Table 1: X67BC8513.L12 - Order data

Required accessories
See "Required cables and connectors" on page 10.
For a general overview, see section "Accessories - General overview" in the X67 system user's manual.

1.3 Module description

The bus controller makes it possible to connect X2X Link I/O nodes to POWERLINK. It is also possible to operate the X2X Link cycle synchronously 1:1 or synchronous to POWERLINK using a prescaler.

Additional X2X Link I/O nodes (X67 modules or other modules based on X2X Link) can be connected using the integrated X2X Link connection. Mechanically, POWERLINK is connected via an IP67-protected standard D-coded M12 Ethernet connector.

The interface is equipped with 2 connections. Both connections are connected to an integrated switch. This makes it easy to implement daisy chain cabling.

Functions:

- POWERLINK
- · Digital inputs
- · Event counter / Gate measurement
- Analog input
- · Digital outputs
- · Monitoring the input signal

POWERLINK

POWERLINK is a standard protocol for Fast Ethernet equipped with hard real-time characteristics.

Digital inputs

The digital inputs are equipped with an input filter with a configurable input delay. The input states can also be latched if required.

Event counter / Gate measurement

The module has 1 counter channel that can be used either as an event counter or for gate measurement.

Analog input filter

The module is equipped with 1 analog input with configurable input filter with input ramp limiting.

Monitoring status of the digital outputs

The output signal of the digital outputs is monitored for short circuit or overload.

Monitoring the input signal

The input signal of the analog inputs is monitored against the upper and lower limit values. Other limit values can be defined if necessary.

2 Technical description

2.1 Technical data

Order number	X67BC8513.L12	
Short description		
Bus controller	POWERLINK (V1/V2) controlled node	
General information		
Inputs/Outputs	12 digital channels (configurable as inputs or outputs using the software, inputs with additional functions), 1 analog channel	
Insulation voltage between channel and bus	500 V _{eff}	
Nominal voltage	24 VDC	
B&R ID code	2.150	
Bus controller	0xB3AC	
Internal I/O module	0xB3CD	
Sensor/Actuator power supply	0.5 A summation current	
Status indicators	I/O function per channel, supply voltage, bus function	
Diagnostics	1/O function per charmer, supply voltage, bus function	
Outputs	Voc. using LED status indicator and software	
·	Yes, using LED status indicator and software	
I/O power supply	Yes, using LED status indicator and software	
Support	V	
Dynamic node allocation (DNA)	Yes	
Connection type		
Fieldbus	M12, D-coded	
X2X Link	M12, B-coded	
Inputs/Outputs	8x M12, A-coded	
I/O power supply	M8, 4-pin	
Power output	15 W X2X Link power supply for I/O modules	
Power consumption		
Fieldbus	2.5 W	
Internal I/O	0.6 W	
X2X Link power supply	17.25 W at maximum power output for connected I/O modules	
Certifications	·	
CE	Yes	
UKCA	Yes	
ATEX	Zone 2, II 3G Ex nA IIA T5 Gc	
71127	IP67, Ta = 0 - Max. 60°C	
	TÜV 05 ATEX 7201X	
UL	cULus E115267	
	Industrial control equipment	
HazLoc	cCSAus 244665	
	Process control equipment	
	for hazardous locations	
	Class I, Division 2, Groups ABCD, T5	
EAC	Yes	
KC	Yes	
Interfaces		
Fieldbus	POWERLINK (V1/V2) controlled node	
Туре	Type 2 1)	
Variant	2x M12 interface (hub), 2x female connector on module	
Line length	Max. 100 m between 2 stations (segment length)	
Transfer rate	100 Mbit/s	
Transfer		
Physical layer	100BASE-TX	
Half-duplex	Yes	
Full-duplex	No	
Autonegotiation	Yes	
Auto-MDI/MDIX	Yes	
Hub propagation delay	0.96 to 1 μs	
· · · ·	υ. ου ιυ ι με	
Min. cycle time 2)	000	
Fieldbus	200 μs	
X2X Link	200 μs	
Synchronization between bus systems possible	Yes	
I/O power supply		
Nominal voltage	24 VDC	
Voltage range	18 to 30 VDC	
Integrated protection	Reverse polarity protection	
Power consumption		
Sensor/Actuator power supply	Max. 12 W ³⁾	
Sensor/Actuator power supply		
Voltage	I/O power supply minus voltage drop for short-circuit protection	
Voltage drop for short-circuit protection at 0.5 A	Max. 2 VDC	

Table 2: X67BC8513.L12 - Technical data

Order number	X67BC8513.L12	
Short-circuit proof	Yes	
Digital inputs		
Input characteristics per EN 61131-2	Type 1	
Input voltage	18 to 30 VDC	
Input current at 24 VDC	Typ. 4 mA	
Input circuit	Sink	
Input filter Hardware	≤10 µs (channels 1 to 4) / ≤70 µs (channels 5 to 12)	
Software	Default 0 ms, configurable between 0 and 25 ms in 0.2 ms intervals	
Input resistance	Default 0 ms, configurable between 0 and 25 ms in 0.2 ms intervals Typ. 6 kΩ	
Additional functions	50 kHz event counting, gate measurement	
Switching threshold		
Low	<5 VDC	
High	>15 VDC	
Event counters		
Quantity	1	
Signal form Evaluation	Square wave pulse	
Input frequency	Each negative edge, cyclic counter Max. 50 kHz	
Counter 1	Input 1	
Counter frequency	Max. 50 kHz	
Counter size	16-bit	
Gate measurement		
Quantity	1	
Signal form	Square wave pulse	
Evaluation	Positive edge - Negative edge	
Counter frequency	(6.11)	
Internal	48 MHz, 3 MHz, 187.5 kHz	
Counter size	16-bit	
Length of pause between pulses Pulse length	≥100 µs ≥20 µs	
Supported inputs	Input 2	
Analog inputs	11put 2	
Input	0 to 20 mA	
Input type	Differential input	
Digital converter resolution	12-bit	
Conversion time	200 μs	
Output format	INT	
Output format	0.0000 0.7555/41.00 0.0000 4.000 4	
Current Load	0x0000 - 0x7FFF / 1 LSB = 0x0008 = 4.883 μA <300 Ω	
Input protection	Protection against wiring with supply voltage	
Permissible input signal	Max. ±30 mA	
Output of digital value during overload	Max. 200 Hill	
Undershoot	0x0000	
Overshoot	0x7FFF	
Conversion procedure	Successive approximation	
Max. error		
Gain	0.1% 4)	
Offset	0.05% 5)	
Max. gain drift	0.013 %/°C ⁴⁾	
Max. gain drift Max. offset drift		
Max. gain drift Max. offset drift Common-mode rejection	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾	
Max. gain drift Max. offset drift Common-mode rejection DC	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾	
Max. gain drift Max. offset drift Common-mode rejection DC	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs	0.013 %/°C 4) 0.02 %/°C 5) >50 dB >50 dB ±2 V >70 dB <0.1% 5) 500 V _{eff} Typ. 4.5 V	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage Nominal output current	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage 0.5 A	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage Nominal output current Total nominal current	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage 0.5 A 8 A	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage Nominal output current Total nominal current Output circuit	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage 0.5 A 8 A Source	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage Nominal output current Total nominal current	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB ±2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage 0.5 A 8 A	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage Nominal output current Total nominal current Output circuit	0.013 %/°C 4) 0.02 %/°C 5) >50 dB >50 dB ±2 V >70 dB <0.1% 5) 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage 0.5 A 8 A Source Thermal shutdown in the event of overcurrent or short circuit, integrated protection	
Max. gain drift Max. offset drift Common-mode rejection DC 50 Hz Common-mode range Crosstalk between channels Nonlinearity Insulation voltage between input and bus Voltage drop at 20 mA Input filter Cutoff frequency Slope Digital outputs Variant Switching voltage Nominal output current Total nominal current Output protection	0.013 %/°C ⁴⁾ 0.02 %/°C ⁵⁾ >50 dB >50 dB \$50 dB \$2 V >70 dB <0.1% ⁵⁾ 500 V _{eff} Typ. 4.5 V 1 kHz 40 dB Current-sourcing FET I/O power supply minus residual voltage 0.5 A 8 A Source Thermal shutdown in the event of overcurrent or short circuit, integrated protection for switching inductive loads, reverse polarity protection of the output power supply	

Table 2: X67BC8513.L12 - Technical data

Order number	X67BC8513.L12	
Switching on after overload shutdown	Approx. 10 ms (depends on the module temperature)	
R _{DS(on)}	150 mΩ	
Residual voltage	< 0.3 V at 0.5 A nominal current	
Peak short-circuit current	<12 A	
Switching delay		
0 → 1	<400 µs	
1 → 0	<400 µs	
Switching frequency		
Resistive load	Max. 100 Hz	
Inductive load	See section "Switching inductive loads".	
Braking voltage when switching off inductive loads	50 VDC	
Electrical properties		
Electrical isolation	Bus isolated from POWERLINK and channel Channel not isolated from channel	
Operating conditions		
Mounting orientation		
Any	Yes	
Installation elevation above sea level		
0 to 2000 m	No limitation	
>2000 m	Reduction of ambient temperature by 0.5°C per 100 m	
Degree of protection per EN 60529	IP67	
Ambient conditions		
Temperature		
Operation	-25 to 60°C	
Derating	•	
Storage	-40 to 85°C	
Transport	-40 to 85°C	
Mechanical properties		
Dimensions		
Width	53 mm	
Height	155 mm	
Depth	42 mm	
Weight	360 g	
Torque for connections		
M8	Max. 0.4 Nm	
M12	Max. 0.6 Nm	

Table 2: X67BC8513.L12 - Technical data

- For additional information, see section "Communication / POWERLINK / General information / Hardware CN" in Automation Help. The minimum cycle time specifies how far the bus cycle can be reduced without communication errors occurring. 1) 2) 3)
- The power consumption of the sensors and actuators connected to the module is not permitted to exceed 12 W.
- Based on the current measured value.
- Based on the entire measurement range.

2.2 LED status indicators

Figure	LED	Color	Status	Description
	Status indicator 1: Status indicator for POWERLINK bus controller			
Status indicator 1:	L/A IF	Green	On	The link to the remote station is established.
Left: L/A IF1, Right: S/E	(Link/Active)		Blinking	The link to the remote station is established. The LED blinks if POWER-LINK activity is taking place on the bus.
	S/E 1) (Status/Error)	Green/Red		LED states are described in section "Status/Error LED "S/E"" on page 6.
	I/O LEDs			
	1-1/2 to 6-1/2	Orange	Input/Output s	tate of the corresponding channel
1-1 5-1	7-1/2	Not used		
	8-1	Green	On	The analog-to-digital converter is running.
1-2 5-2 2-1 6-1			Blinking	Input signal overflow or underflow
	8-2	Not used		
2-2 6-2 3-1 7-1	Status indicator 2	2: Status indicator f	or module functio	nality
	Left	Green	Off	No power to module
3-2 7-2 4-1 8-1			Single flash	Mode RESET
			Blinking	Mode PREOPERATIONAL
4-2 8-2			On	Mode RUN
	Right	Red	Off	Module not supplied with power or everything OK
			On	Error or reset state
Status indicator 2: Left: Green, Right: Red			Single flash	Warning/Error on an I/O channel. Level monitoring for digital outputs has been triggered.
			Double flash	Supply voltage not within the valid range

This LED is a green/red dual LED.

2.2.1 Status/Error LED "S/E"

LED "Status/Error" is a green and red dual LED. The color green (status) is superimposed on the color red (error).





Table 3: Status/Error LED lit red: LED indicating error state

Color green - Status	Description
Off	No power supply or mode NOT_ACTIVE. The controlled node (CN) is either not supplied with power or it is in state NOT_ACTIVE. The CN waits in this state for about 5 s after a restart. Communication is not possible with the CN. If no POWERLINK communication is detected during these 5 s, the CN changes to state BASIC_ETHERNET (flickering). If POWERLINK communication is detected before this time expires, however, the CN immediately changes to state PRE OPERATIONAL 1.
Green flickering (approx. 10 Hz)	Mode BASIC_ETHERNET. The CN has not detected any POWERLINK communication. In this state, it is possible to communicate directly with the CN (e.g. with UDP, IP). If POWERLINK communication is detected in this state, the CN changes to state PRE_OPERATIONAL_1.
Single flash (approx. 1 Hz)	Mode PRE_OPERATIONAL_1. When operating on a POWERLINK V1 manager, the CN immediately changes to state PRE_OPERATIONAL_2. When operating on a POWERLINK V2 manager, the CN waits until an SoC frame is received and then changes to state PRE_OPERATIONAL_2.
Double flash (approx. 1 Hz)	Mode PRE_OPERATIONAL_2. The CN is normally configured by the manager in this state. It is then switched to state READY_TO_OPERATE by command (POWERLINK V2) or by setting flag "Data valid" in the output data (POWERLINK V1).
Triple flash (approx. 1 Hz)	Mode READY_TO_OPERATE. In a POWERLINK V1 network, the CN switches to state OPERATIONAL automatically as soon as input data is present. In a POWERLINK V2 network, the manager switches to state OPERATIONAL by command.
On	Mode OPERATIONAL. PDO mapping is active and cyclic data is evaluated.
Blinking (approx. 2.5 Hz)	Mode STOPPED. Output data is not being output, and no input data is being provided. It is only possible to switch to or leave this state after the manager has given the appropriate command.


Table 4: Status/Error LED lit green: LED indicating operating state



2.2.2 System stop error codes


A system stop error can occur due to incorrect configuration or defective hardware.

The error code is indicated by LED "S/E" blinking red. The blinking signal of the error code consists of 4 switch-on phases with short (150 ms) or long (600 ms) duration. The error code is repeated every 2 seconds.



Error	Error description	
RAM error	The device is defective and must be replaced.	
Hardware error	The device or a system component is defective and must be replaced.	

2.3 Operating and connection elements



2.3.1 POWERLINK interface

The module is connected to the network using pre-assembled cables. The connection is made using M12 circular connectors.

Connection	Pinout		
2 A	Pin Name		
1	1	TXD	Transmit data
	2	RXD	Receive data
	3	TXD\	Transmit data∖
	4	RXD\	Receive data\
4	Shield connecti	on made via threaded insert in the module	
2 B1 1	$A \rightarrow D\text{-coded}$ $B1 \rightarrow D\text{-coded}$	(female), input (female), output	

Information:

The color of the wires used in field-assembled cables for connecting to the fieldbus interface may deviate from the standard.

It is very important to ensure that the pinout is correct (see section "Accessories - POWERLINK cables" in the X67 user's manual).

2.3.1.1 Wiring guidelines for bus controllers with Ethernet cable

Some X67 system bus controllers are based on Ethernet technology. POWERLINK cables offered by B&R can be used for wiring.

Order number	Connection type
X67CA0E41.xxxx	Attachment cables - RJ45 to M12
X67CA0E61.xxxx	Connection cables - M12 to M12

The following cabling guidelines must be observed:

- · Use Cat 5 SFTP cables.
- · Observe the bend radius of the cable (see the data sheet of the cable)

Information:

Using POWERLINK cables offered by B&R (X67CA0E61.xxxx and X67CA0E41.xxxx) meets product standard EN 61131-2.

The customer must implement additional measures in the event of further requirements.

2.3.2 POWERLINK node number



The node number for the POWERLINK node is set using the two number switches.

Switch position	Description
0x00	Only permitted when operating the POWERLINK node in DNA mode.
0x01 - 0xEF	Node number of the POWERLINK node. Operation as a controlled node (CN).
0xF0 - 0xFF	Reserved, switch position not permitted.

2.3.3 X2X Link

Additional modules are connected to the bus controller via X2X Link using pre-assembled cables. The connection is made using M12 circular connectors.

Connection	Pinout		
B2 3	Pin	Name	
B2 3	1	X2X+	
	2	X2X	
2	3	X2X⊥	
	4	X2X\	
Shield connection		ion made via threaded insert in the module	
1			
	B2 → B-coded (female), output		

2.3.4 I/O power supply 24 VDC

The I/O power supply is connected via M8 connectors C and D. The power supply is fed via connector C (male). Connector D (female) is used to route the power supply to other modules.

The fieldbus / X2X Link power supply and I/O power supply are supplied separately via pins 1 and 2.

Information:

The maximum permissible current for the I/O power supply is 8 A (4 A per pin)!


Connection	Pinout		
² C	Pin	Connector C (male)	Connector D (female)
1	1	24 VDC fieldbus / X2X Link	24 VDC I/O
	2	24 VDC I/O	24 VDC I/O
4	3	GND	GND
	4	GND	GND
3	C → Connector (male) in module, supply for I/O power supply		
	D → Connecto	r (female) in module, routing of I/O power supply	
D 2			
4 3			

Information:

If the summation current of the outputs is >4 A, current must also be supplied via connector D, pin 2.

2.4 System configuration

A digital mixed module is already integrated in the bus controller. Maximum 250 I/O modules can be connected to the bus controller.




Information:

15 W are made available from the bus controller for additional X67 modules or other modules based on X2X Link


System supply module X67PS1300 is needed for additional power. This system supply module provides 15 W for additional modules. Each should be installed in the middle of the modules to be supplied with power.

2.4.1 Integrating into a POWERLINK network

The bus controller is used in a tree or line structure as follows:




2.5 Required cables and connectors



3 Integrated I/O channels

3.1 Pinout



① X67CA0A41.xxxx: M12 sensor cable, straight X67CA0A51.xxxx: M12 sensor cable, angled

3.1.1 Connections X1 to X6


M12, 5-pin	Pinout	
Connection 1 to 4	Pin	Name
1	1	24 VDC sensor/actuator power supply ¹⁾
2	2	Input/Output x-1
5	3	GND
3	4	Input/Output x-2
	5	NC
3		ion made via threaded insert in the module. actuator power supply is not permitted to be external.
2 3 4	X1 to X6 \rightarrow A-coded (female), input/output	
Connection 5 to 6		

3.1.2 Connector X8


M12, 5-pin	Pinout			
Connection 8	Pin Name			
3	1	Sensor power supply 24 VDC		
2.	2	Input +		
	3	GND		
	4	Input -		
	5	Shield ¹⁾		
4	1) Shielding als	so provided by threaded insert in the module.		
5				
	X8 → A-coded (female), input			

3.2 Connection examples

Digital inputs/outputs



Analog input



4 Function description

4.1 POWERLINK

POWERLINK is an Ethernet-based, real-time capable fieldbus. POWERLINK extends the IEEE 802.3 Ethernet standard by a deterministic access method and also defines a CANopen-compatible fieldbus interface. POWER-LINK distinguishes between process and service data in the same way as CANopen. Process data (PDO) is exchanged cyclically in the cyclic phase, while service data (SDO) is transferred acyclically. Service data objects are transmitted in the acyclic phases of POWERLINK using a connection-oriented protocol. The cyclic transfer of data in PDOs is enabled by "mapping".

For additional information, see <u>POWERLINK</u> bus controller user's manual and <u>www.br-automation.com/en/tech-nologies/powerlink</u>.

4.2 Digital inputs

The module is equipped with 12 digital channels that can be configured as digital inputs.

Information:

The registers are described in "I/O masks 1 to 8" on page 21 and "I/O masks 9 to 12" on page 21.

4.2.1 Recording the input state

Unfiltered

The input state is collected with a fixed offset to the network cycle and transferred in the same cycle.

Filtered


The filtered state is collected with a fixed offset to the network cycle and transferred in the same cycle. Filtering takes place asynchronously to the network in multiples of 200 µs with a network-related jitter of up to 50 µs.

Information:

The registers are described in "Input state of digital inputs 1 to 8" on page 23 and "Input state of digital inputs 9 to 12" on page 23.

4.2.2 Input filter

An input filter is available for each input. Disturbance pulses that are shorter than the input delay are suppressed by the input filter.



The input delay can be set in steps of 100 μ s. It makes sense, however, to enter values in steps of 2 since the input signals are sampled in an interval of 200 μ s.

Values	Filter
0	No software filter
2	0.2 ms
250	25 ms - Higher values are limited to this value


Information:

The register is described in "Configuration - Digital input filters" on page 21.

4.2.3 Input latch

The positive edges of the input signals can be latched with a resolution of 200 µs.

It works in the same way as a dominant reset RS flip-flop.



Information:

The register is described in "Input latch" on page 25.

4.3 Event counter / Gate measurement

The module has 1 counter channel that can be used either as an event counter or for gate measurement.

Information:

Registers are described in "Counter configuration" on page 22 and "Event or gate time counter" on page 26.

4.4 Analog input

The module is equipped with 1 analog input with a configurable input filter with input ramp limiting. The minimum cycle time must be $>400 \mu s$. The filter function is disabled for shorter cycle times.

When the input filter is activated, the channels are sampled at millisecond intervals. The conversion takes place asynchronously to the network cycle.

Information:

The register is described in "Configuration - Analog input filters" on page 22.

4.4.1 Filter level

A filter can be defined to prevent large input steps. This filter is used to bring the input value closer to the actual analog value over a period of several bus cycles.

Filtering takes place after any input ramp limiting has been carried out.

Formula for calculating the input value:

$$Value_{New} = Value_{Old} - \frac{Value_{Old}}{Filter level} + \frac{Input value}{Filter level}$$

Adjustable filter levels:

Value	Filter level
0	Filter switched off
1	Filter level 2
2	Filter level 4
3	Filter level 8
4	Filter level 16
5	Filter level 32
6	Filter level 64
7	Filter level 128

The following examples show the functionality of the filter based on an input step and a disturbance.

Example 1

The input value jumps from 8000 to 16000. The diagram shows the calculated value with the following settings:

Input ramp limiting = 0

Filter level = 2 or 4




Figure 1: Calculated value during input step

Example 2

A disturbance interferes with the input value. The diagram shows the calculated value with the following settings: Input ramp limiting = 0

Filter level = 2 or 4




Figure 2: Calculated value during disturbance

4.4.2 Input ramp limiting

Input ramp limiting can only be performed in conjunction with filtering. Input ramp limiting is performed before filtering.

The difference of the input value change is checked for exceeding the specified limit. In the event of overshoot, the tracked input value is equal to the old value ± the limit value.

Configurable limit values:

Value	Limit value
0	The input value is used without limitation.
1	0x3FFF = 16383
2	0x1FFF = 8191
3	0x0FFF = 4095
4	0x07FF = 2047
5	0x03FF = 1023
6	0x01FF = 511
7	0x00FF = 255

Input ramp limiting is well suited for suppressing disturbances (spikes). The following examples show the functionality of input ramp limiting based on an input step and a disturbance.

Example 1

The input value jumps from 8000 to 17000. The diagram shows the tracked input value with the following settings: Input ramp limiting = 4 = 0x07FF = 2047

Filter level = 2




Figure 3: Tracked input value for input step

Example 2

A disturbance interferes with the input value. The diagram shows the tracked input value with the following settings: Input ramp limiting = 4 = 0x07FF = 2047

Filter level = 2




Figure 4: Tracked input value for disturbance

4.4.3 Monitoring the input signal

The analog input signal is monitored against the upper and lower limit values.

Limit value (default)	Current signal 0 to 20 mA			
Upper maximum limit value	20 mA +32767 (0x7FFF)			
Lower minimum limit value	0 mA	0 (0x0)		

Other limit values can be defined if necessary. The limit values apply to all channels. These are enabled automatically by writing to the limit value registers. From this point on, the analog values will be monitored and limited according to the new limits. The results of monitoring are displayed in the status register.

Limiting the analog value

In addition to the status information, the analog value is permanently defined to the set limit values in an error state.

Information:

The register is described in "Status of the analog input" on page 27.

4.5 Digital outputs

The module is equipped with 12 digital channels that can be configured as digital outputs.

Information:

The registers are described in "I/O masks 1 to 8" on page 21 and "I/O masks 9 to 12" on page 21.

4.5.1 Monitoring status of the outputs

On the module, the output states of the outputs are compared to the target states. The control of the output driver is used for the target state.

A change in the output state resets monitoring for that output. The status of each individual channel can be read out. A change in the monitoring status is actively transmitted as an error message.

Supervision status	Description
0	Digital output channel: No error
1	Digital output channel: Short circuit or overload

Information:

The registers are described in "Monitoring status of the digital outputs" on page 24 and Status of digital outputs 9 to 12.

5 Commissioning

5.1 SGx target systems

SG3

This module is not supported on SG3 target systems.

SG4

The module comes with preinstalled firmware. The firmware is also part of the Automation Runtime operating system for the PLC. With different versions, the Automation Runtime firmware is loaded onto the module.

Current firmware is made available automatically by updating Automation Runtime.

6 Register description

6.1 General data points

In addition to the registers described in the register description, the module has additional general data points. These are not module-specific but contain general information such as serial number and hardware variant.

General data points are described in section "Additional information - General data points" in the X67 system user's manual.

6.2 Function model 2 - Standard

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
		Configuration				
10	ConfigOutput04 (lower limit value)	INT				•
12	ConfigOutput05 (upper limit value)	INT				•
16	ConfigIOMask01	USINT				•
17	ConfigIOMask02	USINT				•
18	ConfigOutput02 (digital input filter)	USINT				•
22	ConfigOutput03 (analog input filter)	USINT				•
		Communication	I	I	I	1
0	Input state of digital inputs 1 to 8	USINT	•			
	DigitalInput01	Bit 0				
	DigitalInput08	Bit 7				
1	Input state of digital inputs 9 to 12	USINT	•			
	DigitalInput09	Bit 0				
	 D: '!-!!- 140					
	DigitalInput12	Bit 3				
2	Switching state of digital outputs 1 to 8	USINT			•	1
	DigitalOutput01	Bit 0				
	 D: '! IO ! 100	 D:: 7				
	DigitalOutput08	Bit 7			_	
3	Switching state of digital outputs 9 to 12	USINT			•	
	DigitalOutput09	Bit 0				
	 DigitalOutput12	 Bit 3				
30	Status of digital outputs 1 to 8	USINT	_			
30	Status Digital Outputs 1 to 6 Status Digital Output 01	Bit 0	•			
	StatusDigitalOutputo1					
	StatusDigitalOutput08	 Bit 7				
31	Status of digital outputs 9 to 12	USINT	•			
31	StatusDigitalOutput09	Bit 0	1			
	StatusDigitalOutput12	Bit 3				
26	Input latch - Positive edges 1 to 8	USINT	•			
	InputLatch01	Bit 0				
	InputLatch08	Bit 7				
27	Input latch - Positive edges 9 to 12	USINT	•			
	InputLatch09	Bit 0	1	İ		
	InputLatch12	Bit 3	1			
28	Acknowledgment - Input latches 1 to 8	USINT			•	
	QuitInputLatch01	Bit 0	1			
			1			[
	QuitInputLatch08	Bit 7	1			1
29	Acknowledgment - Input latches 9 to 12	USINT			•	
	QuitInputLatch09	Bit 0	1			1
			1			[
	QuitInputLatch12	Bit 3				
6	AnalogInput01	INT	•			
24	Status of the analog input	USINT	•			
	UnderflowAnalogInput01	Bit 0				
	OverflowAnalogInput01	Bit 1				

6.3 Function model 1 - Counter

Register	Name	Data type	Re	ead	W	rite
			Cyclic	Acyclic	Cyclic	Acyclic
onfiguration						
10	ConfigOutput04 (lower limit value)	INT				•
12	ConfigOutput05 (upper limit value)	INT				•
16	ConfigIOMask01	USINT				•
17	ConfigIOMask02	USINT				•
18	ConfigOutput02 (digital input filter)	USINT				•
20	ConfigOutput01 (counter configuration)	USINT				•
22	ConfigOutput03 (analog input filter)	USINT				•
ommunicat	ion					
0	Input state of digital inputs 1 to 8	USINT	•			
	DigitalInput01	Bit 0				
	DigitalInput08	Bit 7				
1	Input state of digital inputs 9 to 12	USINT	•			
	DigitalInput09	Bit 0			1	
					1	
	DigitalInput12	Bit 3				
2	Switching state of digital outputs 1 to 8	USINT			•	
	DigitalOutput01	Bit 0			1	1
					1	
	DigitalOutput08	Bit 7				
3	Switching state of digital outputs 9 to 12	USINT			•	
	DigitalOutput09	Bit 0				
	DigitalOutput12	Bit 3				
30	Status of digital outputs 1 to 8	USINT	•			
	StatusDigitalOutput01	Bit 0				
	StatusDigitalOutput08	Bit 7				
31	Status of digital outputs 9 to 12	USINT	•			
	StatusDigitalOutput09	Bit 0	-			
	J 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
	StatusDigitalOutput12	Bit 3				
26	Input latch - Positive edges 1 to 8	USINT	•			+
	InputLatch01	Bit 0				
	putzutono i					
	InputLatch08	Bit 7				
27	Input latch - Positive edges 9 to 12	USINT	•			
	InputLatch09	Bit 0	-		1	
	InputLatch12	Bit 3				1
28	Acknowledgment - Input latches 1 to 8	USINT			•	+
20	QuitInputLatch01	Bit 0				
	 QuitInputLatch08	 Bit 7			1	
29	Acknowledgment - Input latches 9 to 12	USINT			•	
23	QuitInputLatch09	Bit 0				1
					1	
	 QuitInputLatch12	Bit 3			1	
4	Counter01	UINT				
	AnalogInput01		•			1
6 24	Status of the analog input	INT	•	-		+
∠4		USINT	•			
	UnderflowAnalogInput01	Bit 0			1	
00	OverflowAnalogInput01	Bit 1				-
20	Reset counter	USINT			•	
	ResetCounter01	Bit 5				

6.4 Configuration

6.4.1 I/O masks 1 to 8

Name:

ConfigIOMask01

Channels can be configured as inputs/outputs in this register. It also determines whether output monitoring or filtering is applied to the channels. Outputs are monitored but not filtered.

Information:

In counter operation, channels 1 to 2 can only be configured as inputs.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	Channel 1 configured as input/output	0	Configured as input
		1	Configured as output
7	Channel 8 configured as input/output	0	Configured as input
		1	Configured as output

6.4.2 I/O masks 9 to 12

Name:

ConfigIOMask02

Channels can be configured as inputs/outputs in this register. It also determines whether output monitoring or filtering is applied to the channels. Outputs are monitored but not filtered.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	Channel 9 configured as input/output	0	Configured as input
		1	Configured as output
3	Channel 12 configured as input/output	0	Configured as input
		1	Configured as output

6.4.3 Digital inputs

6.4.3.1 Configuration - Digital input filters

Name:

ConfigOutput02

The filter value for all digital inputs can be configured in this register.

The filter value can be configured in steps of 100 μ s. It makes sense, however, to enter values in steps of 2 since the input signals are sampled in an interval of 200 μ s.

Data type	Values	Filter	
USINT	0	No software filter	
	2	0.2 ms	
	250	25 ms - Higher values are limited to this value.	

6.4.3.2 Counter configuration

Name:

ConfigOutput01

The counter can be configured with this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0 - 3	Counter frequency	0	48 MHz (only with gate measurement)
		1	3 MHz (only with gate measurement)
		2	187.5 kHz (only with gate measurement)
		3	24 MHz (only with gate measurement)
		4	12 MHz (only with gate measurement)
		5	6 MHz (only with gate measurement)
		6	1.5 MHz (only with gate measurement)
		7	750 kHz (only with gate measurement)
		8	375 kHz (only with gate measurement)
4	Reserved	0	
5	Clears the event counter	0	No influence on the counter
		1	Clears the counter (on positive edge)
6 - 7	Operating mode	0	Event counter measurement
		1	Gate measurement

6.4.4 Analog inputs

6.4.4.1 Configuration - Analog input filters

Name:

ConfigOutput03

The filter level and input ramp limiting of the input filter are set in this register.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0 - 2	Defines the filter level	000	Filter switched off
		001	Filter level 2
		010	Filter level 4
		011	Filter level 8
		100	Filter level 16
		101	Filter level 32
		110	Filter level 64
		111	Filter level 128
3	Reserved	0	
4 - 6	Defines input ramp limiting	000	The input value is applied without limiting.
		001	Limit value = 0x3FFF (16383)
		010	Limit value = 0x1FFF (8191)
		011	Limit value = 0x0FFF (4095)
		100	Limit value = 0x07FF (2047)
		101	Limit value = 0x03FF (1023)
		110	Limit value = 0x01FF (511)
		111	Limit value = 0x00FF (255)
7	Reserved	0	

6.4.4.2 Lower limit value

Name:

ConfigOutput04

The lower limit value for analog values can be set in this register. If the analog value undershoots the limit value, it is frozen at this value and the corresponding "error state bit" on page 27 is set.

Data type	Values
INT	0 to 32767

6.4.4.3 Upper limit value

Name:

ConfigOutput05

The upper limit value for analog values can be set in this register. If the analog value overshoots the limit value, it is frozen at this value and the corresponding "error state bit" on page 27 is set.

Data type	Values
INT	0 to 32767

6.5 Communication

6.5.1 Digital inputs

6.5.1.1 Input state of digital inputs 1 to 8

Name:

DigitalInput01 to DigitalInput08

This register contains the input state of digital inputs 1 to 8.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	DigitalInput01	0 or 1	Input state - Digital input 1
7	DigitalInput08	0 or 1	Input state - Digital input 8

6.5.1.2 Input state of digital inputs 9 to 12

Name:

DigitalInput09 to DigitalInput12

This register contains the input state of digital inputs 9 to 12.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	DigitalInput09	0 or 1	Input state - Digital input 9
3	DigitalInput12	0 or 1	Input state - Digital input 12

6.5.2 Digital outputs

The output state is transferred to the output channels with a fixed offset in relation to the network cycle (SyncOut).

6.5.2.1 Switching state of digital outputs 1 to 8

Name:

DigitalOutput01 to DigitalOutput08

This register stores the switching state of digital outputs 1 to 8.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	DigitalOutput01	0	Digital output 01 reset
		1	Digital output 01 set
•••			
7	DigitalOutput08	0	Digital output 08 reset
		1	Digital output 08 set

6.5.2.2 Switching state of digital outputs 9 to 12

Name:

DigitalOutput09 to DigitalOutput12

This register stores the switching state of digital outputs 9 to 12.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	DigitalOutput09	0	Digital output 09 reset
		1	Digital output 09 set

7	DigitalOutput12	0	Digital output 12 reset
		1	Digital output 12 set

6.5.3 Monitoring status of the digital outputs

On the module, the output states of the outputs are compared to the target states.

6.5.3.1 Status of digital outputs 1 to 8

Name:

StatusDigitalOutput01 to StatusDigitalOutput08

This register contains the state of digital outputs 1 to 8.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	StatusDigitalOutput01	0	Channel 01: No error
		1	Channel 01: Short circuit or overload
7	StatusDigitalOutput08	0	Channel 08: No error
		1	Channel 08: Short circuit or overload

6.5.3.2 Status of digital outputs 9 to 12

Name:

StatusDigitalOutput09 to StatusDigitalOutput12

This register contains the state of digital outputs 9 to 12.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	StatusDigitalOutput09	0	Channel 09: No error
		1	Channel 09: Short circuit or overload

3	StatusDigitalOutput12	0	Channel 12: No error
		1	Channel 12: Short circuit or overload

6.5.4 Input latch

6.5.4.1 Input latch - Positive edges 1 to 8

Name:

InputLatch01 to InputLatch08

The positive edges of the input signal can be latched with a resolution of 200 µs in this register. The input latch is either reset or prevented from latching with register "QuitInputLatch0x" on page 26.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	InputLatch01	0	Do not latch input 1
		1	Latch input 1
7	InputLatch08	0	Do not latch input 8
		1	Latch input 8

6.5.4.2 Input latch - Positive edges 9 to 12

Name:

InputLatch09 to InputLatch12

The positive edges of the input signal can be latched with a resolution of 200 µs in this register. The input latch is reset again or latching is prevented with register "QuitInputLatch0x" on page 26.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	InputLatch09	0	Do not latch input 9
		1	Latch input 9
3	InputLatch12	0	Do not latch input 12
		1	Latch input 12

6.5.4.3 Acknowledgment - Input latches 1 to 8

Name:

QuitInputLatch01 to QuitInputLatch08

This register is used to reset the input latch by channel.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	QuitInputLatch01	0	Do not reset input 1
		1	Reset input 1

7	QuitInputLatch08	0	Do not reset input 8
		1	Reset input 8

6.5.4.4 Acknowledgment - Input latches 9 to 12

Name:

QuitInputLatch09 to QuitInputLatch12

This register is used to reset the input latch by channel.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Name	Value	Information
0	QuitInputLatch09	0	Do not reset input 9
		1	Reset input 9

3	QuitInputLatch12	0	Do not reset input 12
		1	Reset input 12

6.5.5 Event or gate time counter

Name:

Counter01

The result of the counter is contained in this register.

Event counter or gate time (16-bit counter value) depending on the set operating mode.

Data type	Values
USINT	Counter value

6.5.6 Input value of the analog input

Name:

AnalogInput01

This register contains the analog input value.

Data type	Values	Input signal:
INT	0 to 32767	Current signal 0 to 20 mA

6.5.7 Status of the analog input

Name:

UnderflowAnalogInput01

OverflowAnalogInput01

This register is used to monitor the analog input on the module. A change in the monitoring status is actively transmitted as an error message.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	UnderflowAnalogInput01	0	No error
		1	Measured value < Lower limit value
1	OverflowAnalogInput01	0	No error
		1	Measured value > Upper limit value
2 - 7	Reserved	-	

6.6 Minimum I/O update time

The minimum I/O update time specifies how far the bus cycle can be reduced so that an I/O update is performed in each cycle.

Minimum I/O update time	
250 μs	

6.7 Minimum cycle time

The minimum cycle time specifies how far the bus cycle can be reduced without communication errors occurring. It is important to note that very fast cycles reduce the idle time available for handling monitoring, diagnostics and acyclic commands.

Minimum cycle time
250 µs