

**July 2013** 

# FDMS7650DC

# N-Channel Dual Cool<sup>TM</sup> PowerTrench<sup>®</sup> MOSFET 30 V, 100 A, 0.99 m $\Omega$

#### **Features**

- Dual Cool<sup>TM</sup> Top Side Cooling PQFN package
- Max  $r_{DS(on)} = 0.99 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 36 \text{ A}$
- Max  $r_{DS(on)} = 1.55 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 32 \text{ A}$
- High performance technology for extremely low r<sub>DS(on)</sub>
- RoHS Compliant


# General Description This NaChannel MOSEET is


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench® process. Advancements in both silicon and Dual Cool  $^{TM}$  package technologies have been combined to offer the lowest  $r_{DS(on)}$  while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

## **Applications**

- Synchronous Rectifier for DC/DC Converters
- Telecom Secondary Side Rectification
- High End Server/Workstation







# **MOSFET Maximum Ratings** $T_A$ = 25 °C unless otherwise noted

Symbol	Parameter	Ratings	Units		
$V_{DS}$	Drain to Source Voltage			30	V
$V_{GS}$	Gate to Source Voltage		(Note 4)	±20	V
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C		100	
	-Continuous (Silicon limited)	T <sub>C</sub> = 25 °C		289	_
ID	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	47	A
	-Pulsed			200	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	578	mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 5)	0.5	V/ns
D	Power Dissipation	T <sub>C</sub> = 25 °C		125	W
$P_{D}$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	3.3	VV
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.3	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
7650	FDMS7650DC	Dual Cool <sup>TM</sup> Power 56	13 "	12 mm	3000 units

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		12		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			1	μΑ
$I_{GSS}$	Gate to Source Leakage Current, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA

### **On Characteristics**

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.1	1.9	2.7	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		-7		mV/°C
	r <sub>DS(on)</sub> Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 36 \text{ A}$		0.6	0.99	
r <sub>DS(on)</sub>		$V_{GS} = 4.5 \text{ V}, I_D = 32 \text{ A}$		1	1.55	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 36 A, T <sub>J</sub> = 125 °C		0.9	1.5	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 36 A		225		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 45 V V 0 V	11100	14765	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1  MHz	3440	4575	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 1/11/12	205	310	pF
$R_g$	Gate Resistance		1.3		Ω

# **Switching Characteristics**

t <sub>d(on)</sub>	Turn-On Delay Time		29	46	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 36 A,	28	45	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS}$ = 10 V, $R_{GEN}$ = 6 $\Omega$	81	130	ns
t <sub>f</sub>	Fall Time		20	32	ns
$Q_g$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V	147	206	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 15 \text{ V}$	62	87	nC
Q <sub>gs</sub>	Gate to Source Charge	I <sub>D</sub> = 36 A	38		nC
$Q_{gd}$	Gate to Drain "Miller" Charge		9.7		nC

## **Drain-Source Diode Characteristics**

/	,	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.1 \text{ A}$ (Note 2)		0.7	1.2	\/
V	SD	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 36 \text{ A}$ (Note 2)		8.0	1.3	v
tr	r	Reverse Recovery Time	I <sub>F</sub> = 36 A, di/dt = 100 A/μs		75	120	ns
C	) <sub>rr</sub>	Reverse Recovery Charge			61	98	nC

### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Top Source)	2.3	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Bottom Drain)	1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1c)	27	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1e)	16	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1f)	19	- C/VV
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1h)	61	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1I)	13	

#### NOTES

1. R<sub>0,JA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>0,JC</sub> is guaranteed by design while R<sub>0,CA</sub> is determined by the user's board design.



a. 38 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 81 °C/W when mounted on a minimum pad of 2 oz copper

- c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in  $^2$  pad of 2 oz copper
- f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink,1 in  $^2\ pad$  of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper
- I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0%.
- 3.  $E_{AS}$  of 578 mJ is based on starting  $T_J$  = 25  $^{o}C$ ; N-ch: L = 1 mH,  $I_{AS}$  = 34 A,  $V_{DD}$  = 27 V,  $V_{GS}$  = 10 V.
- 4. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.
- 5.  $I_{SD} \le 36$  A, di/dt  $\le 100$  A/ $\mu$ s,  $V_{DD} \le BV_{DSS}$ , Starting  $T_J$  = 25 °C.

## Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

## **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# **Typical Characteristics** $T_J = 25$ °C unless otherwise noted




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

#### **Dimensional Outline and Pad Layout** 5.10 4.90 5.10 A (2.60)(0.90) -3.91 -1.27 PKG 0.77 В KEEP-OUT 4.52 3.75 AREA 6.25 5.90 (3.30)6.61 1.27 (0.82)PIN #1 **TOP VIEW** IDENT MAY SEE APPEAR AS 1.27 0.61 **DETAIL A** OPTIONAL 3.81-LAND PATTERN RECOMMENDATION FRONT VIEW OPTIONAL DRAFT ANGLE 3.81 MAY APPEAR ON FOUR 1.27 SIDES OF THE PACKAGE 0.50 0.40 (8X) (0.34) -0.44 ◆ 0.10M C A B CHAMFER CORNER 5.65 (3.44)AS PIN #1 **IDENT MAY** 4.01±0.30 APPEAR AS **OPTIONAL** SIDE VIEW 0.65 3.86 NOTES: UNLESS OTHERWISE SPECIFIED 0.45 A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA, **BOTTOM VIEW** DATED OCTOBER 2002. B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS DO NOT INCLUDE BURRS -0.1 MAX OR MOLD FLASH. MOLD FLASH OR 0.10 C BURRS DOES NOT EXCEED 0.10MM. D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA. ○ 0.08 C 0.30<u></u> 0.20 0.05 C 0.00 1.05 SEATING 0.95 **DETAIL A** PLANE





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ **FPS™** F-PFS™ AccuPower™ AX-CAP® BitSiC™ Build it Now™

CorePLUS™ CorePOWER™ CROSSVOLT™ Gmax™

Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK® and Better™

EfficentMax™ ESBC™

Fairchild<sup>®</sup> Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™

FRFET® Global Power Resource<sup>SM</sup>

Green Bridge™ Green FPS™ Green FPS™ e-Series™

GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder

MegaBuck™ MICROCOUPLER™

MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ OptoHiT™ OPTOLOGIC®

OPTOPLANAR®

PowerTrench® PowerXS™ Programmable Active Droop™ QS™ Quiet Series™

Saving our world, 1mW/W/kW at a time™ SignalWise™

SmartMax™ SMART START™

RapidConfigure™

Solutions for Your Success™

STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SvncFET™

SYSTEM ®\* TinyBoost<sup>T</sup>

Sync-Lock™

TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TinyPower™ TinyPWM™ TinyWire™ TranSiC® TriFault Detect™ TRUECURRENT®\*

UHC® Ultra FRFET™ UniFET™  $VCX^{TM}$ VisualMax™ VoltagePlus™ XS<sup>TM</sup>

μSerDes™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FETBench™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the application, and incleased cost of production and manufacturing delays. Fairchild is taking strong theatures to protect observes and our custoffers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild of from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 164