



RAYSTAR

RAYSTAR Optronics, Inc.
曜凌光電股份有限公司



曜凌光電股份有限公司
Raystar Optronics, Inc.

T: +886-4-2565-0761 | F: +886-4-2565-0760

salescontact@raystar-optronics.com | www.raystar-optronics.com

RFH700D5-AWH-MNN

SPECIFICATION

CUSTOMER:

| | |
|--------------------|--|
| APPROVED BY | |
| PCB VERSION | |
| DATE | |

FOR CUSTOMER USE ONLY

| SALES BY | APPROVED BY | CHECKED BY | PREPARED BY |
|-----------------|--------------------|-------------------|--------------------|
| | | | |

Release DATE:

TFT Display Inspection Specification: <https://www.raystar-optronics.com/download/products.htm>

Precaution in use of TFT module: <https://www.raystar-optronics.com/download/declaration.htm>

Revision History

| VERSION | DATE | REVISED PAGE NO. | Note |
|---------|------------|------------------|--------------------|
| 0 | 2025/02/12 | | First issue |
| A | 2025/04/23 | | Modify Reliability |

RAYSTAR OPTRONICS

Contents

1. Module Classification Information
2. Summary
3. General Specifications
4. Interface
5. Contour Drawing
6. Absolute Maximum Ratings
7. Electrical Characteristics
8. MIPI Interface
9. Power Sequence
10. Optical Characteristics
11. Reliability
12. Initial Code For Reference
13. Other

2.Summary

The specification RF70D5 is a 7.0" a-Si TFT Liquid Crystal Display ODF cell.

The a-Si TFT-LCD cell will applied to a high transmittance operating in the normally black mode a-Si TFT -LCD product.

RAYSTAR OPTRONICS

3. General Specifications

- Size: 7.0 inch
- Dot Matrix: 1024 x RGB x 600(TFT) dots
- Module dimension: 169.9(W) x 103.4(H) x 5.6(D) mm
- Active area: 154.2144 x 85.92 mm
- Pixel pitch: 0.1506x 0.1432 mm
- LCD type: TFT, Normally Black, Transmissive
- View Angle: 80/80/80/80
- TFT Driver IC: JD9165BA or Equivalent
- TFT Interface: 4-Lanes MIPI
- Backlight Type: LED, Normally White
- With /Without TP: Without TP
- Surface: Anti-Glare

*Color tone slight changed by temperature and driving voltage.

4. Interface

4.1. LCM PIN Definition

| Pin No. | Symbol | Function | Remark |
|---------|--------|---|--------|
| 1 | VLED+ | LED Anode | |
| 2 | VLED+ | LED Anode | |
| 3 | VGH | Positive power for TFT | |
| 4 | VGL | Negative power for TFT | |
| 5 | UPDN | Horizontal inversion | |
| 6 | SHLR | Vertical inversion | |
| 7 | VLED- | LED Cathode | |
| 8 | VLED- | LED Cathode | |
| 9 | AVDD | Power for Analog Circuit | |
| 10 | GND | Ground | |
| 11 | D3P | MIPI data input. | |
| 12 | D3N | MIPI data input. | |
| 13 | GND | Ground | |
| 14 | D2P | MIPI data input. | |
| 15 | D2N | MIPI data input. | |
| 16 | GND | Ground | |
| 17 | CLKP | MIPI clock input | |
| 18 | CLKN | MIPI clock input | |
| 19 | GND | Ground | |
| 20 | D1P | MIPI data input. | |
| 21 | D1N | MIPI data input. | |
| 22 | GND | Ground | |
| 23 | D0P | MIPI data input. | |
| 24 | D0N | MIPI data input. | |
| 25 | GND | Ground | |
| 26 | NC | No connection | |
| 27 | RESET | Global reset pin. Active Low to enter Reset State. Normally | |

| | | | |
|----|-----------|---|--|
| | | pull high. Connecting with an RC reset circuit for stability. | |
| 28 | VDD(1.8V) | Digital circuit | |
| 29 | VDD(1.8V) | Digital circuit | |
| 30 | VCOMIN | Common voltage | |

Note

When SHLR = "1", set right to left scan direction.


When SHLR = "0", set left to right scan direction.

When UPDN = "0", set top to bottom scan direction.

When UPDN = "1", set bottom to top scan direction

RAYSTAR OPTRONICS

5. Contour Drawing



6. Absolute Maximum Ratings

| Item | Symbol | Min | Typ | Max | Unit |
|-----------------------|--------|-----|-----|-----|------|
| Operating Temperature | TOP | -30 | — | +85 | °C |
| Storage Temperature | TST | -40 | — | +90 | °C |

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. $\leq 60^{\circ}\text{C}$, 90% RH MAX. Temp. $> 60^{\circ}\text{C}$, Absolute humidity shall be less than 90% RH at 60°C

RAYSTAR OPTRONICS

7. Electrical Characteristics

7.1. Operating conditions:

Typical Operation Conditions

| Item | Symbol | Values | | | Unit | Remark |
|----------------------|---------------------|--------|------|------|------|-----------|
| | | Min. | Typ. | Max. | | |
| Power voltage | VDD | 1.71 | 1.8 | 1.89 | V | |
| Analog Power | AVDD | - | 11 | - | V | |
| TFT Gate ON Voltage | VGH | 19.5 | 20 | 20 | V | Note1 |
| TFT Gate OFF Voltage | VGL | -8.5 | -8 | -7.5 | V | Note2 |
| TFT Common Voltage | VCOMIN | - | 4.9 | - | V | Note3 |
| Power Current | IDD | - | 14 | 22 | mA | VDD=1.8V |
| Analog Power Current | I _{AVDD} | - | 18.5 | - | mA | AVDD=11V |
| TFT Gate ON Current | I _{VGH} | - | 1.5 | - | mA | VGH=20V |
| TFT Gate OFF Current | I _{VGL} | - | 1.5 | - | mA | VGL=-8V |
| TFT Common Current | I _{VCOMIN} | - | 1 | - | uA | VCOM=4.9V |

Note 1. VGH is TFT Gate operating Voltage.

Note 2. VGL is TFT Gate operating Voltage.


The storage structure of this model is CST (Storage on Common)

Note 3. Vcom must be adjusted to optimize display quality Crosstalk, Contrast Ratio and etc.

7.2. LED driving conditions

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Remark |
|---------------|--------|--------|------|------|------|------------|
| LED current | — | — | 240 | — | mA | - |
| LED voltage | VLED+ | 16.2 | 19.2 | 21.0 | V | Note 1 |
| LED Life Time | — | 50,000 | — | — | Hr | Note 2,3,4 |

Note 1 : There are 1 Groups LED


B/L CIRCUIT DIAGRAM

Note 2 : $T_a = 25\text{ }^\circ\text{C}$

Note 3 : Brightness to be decreased to 50% of the initial value

Note 4 : The single LED lamp case

8.MIPI Interface

8.1. DSI Format

Information is transferred between host processor and peripheral using one or more serial data signals and accompanying serial clock. The action of sending high-speed serial data across the bus is called a HS transmission or burst. Between transmissions, the differential data signal or Lane goes to a low-power state (LPS). Interfaces should be in LPS when they are not actively transmitting or receiving high-speed data. Figure 1 shows the basic structure of a HS transmission. N is the total number of bytes sent in the transmission.




Figure 1: Basic HS Transmission Structure

Multi Lane Distribution and Merging



DSI is a Lane-scalable interface. Applications requiring more bandwidth than that provided by one Data Lane may expand the data path to two, three, or four Lanes wide and obtain approximately linear increases in peak bus bandwidth.

Multi-Lane implementations shall use a single common clock signal, shared by all Data Lanes. Conceptually, between the PHY and higher functional blocks is a layer that enables multi-Lane operation.

Since a HS transmission is composed of an arbitrary number of bytes that may not be an integer multiple of the number of Lanes, some Lanes may run out of data before others. Therefore, the Lane Management layer, as it buffers up the final set of less-than-N bytes, de-asserts its “valid data” signal into all Lanes for which there is no further data.

Although all Lanes start simultaneously with parallel Sots, each Lane operates independently and may complete the HS transmission before the other Lanes, sending an EoT one cycle (byte) earlier.

The N PHYs on the receiving end of the Link collect bytes in parallel and feed them into the Lane Management layer. The Lane Management layer reconstructs the original sequence of bytes in the transmission. Figure 8.4 & 8.5 illustrate a variety of ways a HS transmission can terminate for different number of Lanes and packet lengths.


Figure 2: Two Lane HS Transmission Example

Figure 3: Three Lane HS Transmission Example

8.2. Video Mode Interface Timing

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

1 Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. In the following sections, Burst Mode refers to time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are used throughout the following sections:

- **Non-Burst Mode with Sync Pulse** – enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.
- **Non-Burst Mode with Sync Events** – similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.
- **Burst Mode** – RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral.

To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. The host processor should return to LP state once per scanline during the horizontal blanking time.

During the BLLP the DSI Link may do any of the following:

- Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode
- Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode
- Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VSS; all other lines shall start with VSE or HSS. Note that the position of synchronization packets, such as VSS and HSS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet.

Transmission packet components used in the figures in this section are defined in Figure 4 unless otherwise specified.

Normally, periods shown as HAS (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet.

Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power. During HAS, HBP and HFP periods, the bus should stay in the LP-11 state.

3. Non-Burst sync event mode

This mode is a simplification of the "Non-Burst Mode with Sync Pulses" format. Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. An example of this mode is shown in Figure 6.




Figure 6: Video Mode Interface Timing: Non-Burst Transmission with Sync Events

As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

4. Burst mode

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction.

Following HS pixel data transmission, the bus may stay in HS Mode for sending blanking packets or go to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its interval buffer memory to the display device. An example of this mode is shown in Figure 7




Figure 7: Video Mode Interface Timing: Burst Transmission

Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

8.3. DC characteristic

| Parameter | Symbol | Rating | | | Unit | Condition |
|--------------------------|-----------------|--------------------|-----|--------------------|------|-----------|
| | | Min | Typ | Max | | |
| Low level input voltage | V _{IL} | 0 | - | 0.2V _{DD} | V | Note 1 |
| High level input voltage | V _{IH} | 0.8V _{DD} | - | V _{DD} | V | |

Note 1: RESET, UPDN, SHLR

M8.4. IPI DC characteristic

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
|---|-----------------------|------|------|------|------|
| MIPI Characteristics for High Speed Receiver | | | | | |
| Single-ended input low voltage | V _{ILHS} | -40 | - | - | mV |
| Single-ended input high voltage | V _{IHHS} | - | - | 460 | mV |
| Common-mode voltage | V _{CMRXDC} | 70 | - | 330 | mV |
| Differential input impedance | Z _{ID} | 80 | 100 | 120 | ohm |
| HS transmit differential voltage (V _{OD} =V _{DP} -V _{DN}) | V _{OD} | 100 | 200 | 250 | mV |
| MIPI Characteristics for Low Power Mode | | | | | |
| Pad signal voltage range | V _I | -50 | - | 1350 | mV |
| Ground shift | V _{GNDSH} | -50 | - | 50 | mV |
| Logic 0 input threshold | V _{IL} | 0 | - | 550 | mV |
| Logic 1 input threshold | V _{IH} | 1000 | - | 1350 | mV |
| Input hysteresis | V _{HYST} | 25 | - | - | mV |
| Output low level | V _{OL} | -50 | - | 50 | mV |
| Output high level | V _{OH} | 1.1 | 1.2 | 1.3 | V |
| Output impedance of Low Power Transmitter | Z _{OLP} | 110 | | | ohm |
| Logic 0 contention threshold | V _{ILCD,MAX} | - | - | 200 | mV |
| Logic 1 contention threshold | V _{IHCD,MIN} | 450 | - | - | mV |
| MIPI Digital Operating Current | I _{VDDMIPI} | - | 15 | 20 | mA |
| MIPI Digital Stand-by Current | I _{STMPI} | - | - | 250 | uA |

Note: MIPI Digital Operating and Stand-by Current is at RT 25°C condition.




Figure 8: MIPI signaling and contention voltage levels

8.5. MIPI AC characteristic

1. MIPI Low Power Transmitter AC Specification

| Parameter | Symbol | Min | Typ | Max | Units | Notes | |
|---------------------------------------|----------------------------|--|-----|-----|-------|-------|---|
| 15%~85% rising time and falling time | T_{RLP} / T_{FLP} | - | - | 25 | ns | - | |
| 30%~85% rising time and falling time | T_{REOT} | - | - | 35 | ns | - | |
| Pulse width of LP exclusive-OR clock | $T_{LP-PULSE-TX}$ | First LP EXOR clock pulse after STOP state or Last pulse before stop state | 100 | - | - | ns | - |
| | | All other pulses | 100 | - | - | ns | - |
| Period of the LP EXOR clock(LP Speed) | $T_{LP-PER-TX}$ | 200 | - | - | ns | - | |
| Slew Rate @CLOAD =0pF | $\delta V / \delta t_{SR}$ | 20 | - | 500 | mV/ns | - | |
| Slew Rate @CLOAD =5pF | | 20 | - | 200 | mV/ns | - | |
| Slew Rate @CLOAD =20pF | | 20 | - | 150 | mV/ns | - | |
| Slew Rate @CLOAD =70pF | | 20 | - | 100 | mV/ns | - | |
| Load Capacitance | T_{RLP} | - | - | 70 | pF | - | |




Figure 9: MIPI LP AC timing

2.MIPI Low Power Turnaround Procedure

Turnaround Procedure Operation Timing Parameters

| Parameter | Symbol | Min | Typ | Max | Units |
|--|---------------|-----------|------------|------------|-------|
| Length of any Low-Power state period | T_{LPX} | 100 | - | - | ns |
| Time-out before new TX side start driving | $T_{TA-Sure}$ | T_{LPX} | - | $2T_{LPX}$ | ns |
| Time to drive LP-00 by new TX | T_{TA-GET} | - | $5T_{LPX}$ | - | ns |
| Time to drive LP-00 after Turnaround Request | T_{TA-GO} | - | $4T_{LPX}$ | - | ns |




Figure 10: Turnaround Procedure

3.MIPI High Speed AC characteristics

DP: D0P/ D1P/D2P/D3P

DN: D0N/ D1N /D2N/D3P

| Parameter | Descript | Spec. | | | Unit |
|--|---|-------------------------------|------|--------------------|------|
| | | Min. | Typ. | Max. | |
| T _{REOT} | 30%-85% rise time and fall time | - | - | 35 | ns |
| T _{CLK-MISS} | Timeout for receiver to detect absence of Clock transitions and disable the Clock Lane HS-RX. | - | - | 60 | ns |
| T _{CLK-POST} *1 | Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning of TCLK-TRAIL. | 60 ns + 52*UI | - | | ns |
| T _{CLK-PRE} | Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode. | 8 | - | | UI |
| T _{CLK-SETTLE} | Time interval during which the HS receiver shall ignore any Clock Lane HS transitions, starting from the beginning of TCLK-PRE. | 95 | - | 300 | ns |
| T _{CLK-TERM-EN} | Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX. | Time for Dn to reach VTERM-EN | - | 38 | ns |
| T _{HS-SETTLE} | Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THSPREPARE. | 85 ns + 6*UI | - | 145 ns + 10*UI | ns |
| T _{EOT} | Time from start of THS-TRAIL or TCLK-TRAIL period to start of LP-11 state | - | - | 105ns+n*1 2*UI | - |
| T _{HS-EXIT} (1) | time to drive LP-11 after HS burst | 100 | - | - | ns |
| T _{HS-PREPARE} | Time to drive LP-00 to prepare for HS transmission | 40ns + 4*UI | - | 85ns+6*UI | ns |
| T _{HS-PREPARE} + T _{HS-ZERO} | THS-PREPARE + Time to drive HS-0 before the Sync sequence | 145ns + 10*UI | - | - | ns |
| T _{HS-SKIP} | Time-out at RX to ignore transition period of EoT | 40 | - | 55ns+4*UI | ns |
| T _{HS-TRAIL} | Time to drive flipped differential state after last payload data bit of a HS transmission burst | 60 + 4*UI | - | - | ns |
| T _{LPX} | Length of any Low-Power state period | 100 | - | - | ns |
| Ratio T _{LPX} | Ratio of TLPX(MASTER)/TLPS(SLAVE) between Master and Slave side | 2/3 | - | 3/2 | - |
| T _{TA-GET} | Time to drive LP-00 by new TX | 5*T _{LPX} | | | ns |
| T _{TA-GO} | Time to drive LP-00 after Turnaround Request | 4*T _{LPX} | | | ns |
| T _{TA-SURE} | Time-out before new TX side starts driving | T _{LPX} | - | 2*T _{LPX} | ns |

Note: (1) For T_{CLK-POST} example:

T_{CLK-POST} min value =164UI when MIPI max frequency per lane = 0.5Gbps.

T_{CLK-POST} min value =112UI when MIPI max frequency per lane = 1Gbps

(2) For TEOT:

When $n = 1$ for Forward-direction HS mode and $n=4$ for Reverse-direction HS mode

RAYSTAR OPTRONICS




Figure 11: Switching the clock lane between clock transmission and low-power mode




Figure 12: Timing of high-speed data transmission in bursts

4.MIPI data-clock timing specification




Figure 13: Data to clock timing

| Parameter | Symbol | Min | Typ | Max | Units |
|--------------------------|-----------------|--------------|-----|-----|------------|
| Data to clock setup time | $T_{SETUP}[RX]$ | $0.15^{(1)}$ | - | - | U_{INST} |
| Data to clock hold time | $T_{HOLD}[RX]$ | $0.15^{(1)}$ | - | - | U_{INST} |

Note: (1) Total setup and hold window for receiver of $0.3 * U_{INST}$.

Table 1: Data to Clock Timing Specifications

8.6. MIPI timing characteristic

| MIPI Input Timing | Symbol | 1024RGBx600 | | | Unit |
|---|--------|-------------|------|-------|------|
| | | Min | Typ | Max | |
| MIPI 24-bit RGB@ 2 lane Operating Frequency | - | 400 | 616 | 750 | Mbps |
| MIPI 24-bit RGB@ 4 lane Operating Frequency | - | 200 | 308 | 500 | Mbps |
| Frame Rate@ 2 lane | - | 48 | 60 | - | Hz |
| Frame Rate@ 4 lane | - | 48 | 60 | - | Hz |
| Horizontal Total | tht | 1114 | 1344 | 1400 | DCLK |
| Hsync Pulse width | ths | 1 | 24 | HBP-1 | DCLK |
| Horizontal Back Porch | thb | 60 | 160 | 160 | DCLK |
| Horizontal Valid Data | thd | 1024 | | | DCLK |
| Horizontal Front Porch | thfp | 30 | 160 | 216 | DCLK |
| Vertical Total | vt | 620 | 635 | 800 | THT |
| Vsync Pulse Width | tv | 1 | 2 | VBP-1 | THT |
| Vertical Back Porch | tvb | 8 | 23 | 100 | THT |
| Vertical Valid Data | tv | 600 | | | THT |
| Vertical Front Porch | tvfp | 12 | 12 | 100 | THT |

9. Power Sequence

9.1. Power On Sequence




Figure 14: Power On timing chart

9.2. Power Off Sequence




Figure 15: Power Off timing chart

10. Optical Characteristics

TFT LCD characteristic

| Item | Symbol | Condition. | Min | Typ. | Max. | Unit | Remark | |
|--------------------|--------|-----------------------------------|-----------------------------|-------|-------|-------------------|-------------------|------------|
| Response time | Tr+ Tf | $\theta=0^\circ$ 、 $\Phi=0^\circ$ | - | 30 | 35 | .ms | Note 3 | |
| Contrast ratio | CR | At optimized viewing angle | 700 | 1000 | - | - | Note 4 | |
| Color Chromaticity | White | Wx | $\theta=0^\circ$ 、 $\Phi=0$ | 0.264 | 0.314 | 0.364 | - | Note 2,6,7 |
| | | Wy | | 0.272 | 0.322 | 0.372 | - | |
| Viewing angle | Hor. | Θ_R | $CR \geq 10$ | 70 | 80 | - | Deg. | Note 1 |
| | | Θ_L | | 70 | 80 | - | | |
| | Ver. | Φ_T | | 70 | 80 | - | | |
| | | Φ_B | | 70 | 80 | - | | |
| Brightness | - | - | 1200 | 1300 | - | cd/m ² | Center of display | |
| Uniformity | (U) | - | 75 | - | - | % | Note 5 | |

Ta=25±2°C,

Note 1: Definition of viewing angle range




Fig.10.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7orBM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 10.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, T_r , is the time between photo detector output intensity changed from 90% to 10%. And fall time, T_f , is the time between photo detector output intensity changed from 10% to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

$$\text{Contrast ratio (CR)} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = $L_{\min}/L_{\max} \times 100\%$

L = Active area length

W = Active area width




Fig10.3. Definition of uniformity


Note 6: Definition of color chromaticity (CIE 1931)

Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

11. Reliability

Content of Reliability Test (Super Wide temperature, -30°C~85°C)

| Environmental Test | | | |
|---|---|--|------|
| Test Item | Content of Test | Test Condition | Note |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | 90°C 200hrs | 2 |
| Low Temperature storage | Endurance test applying the low storage temperature for a long time. | -40°C 200hrs | 1,2 |
| High Temperature Operation | Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. | 85°C 200hrs | 2 |
| Low Temperature Operation | Endurance test applying the electric stress under low temperature for a long time. | -30°C 200hrs | 1,2 |
| High Temperature/ Humidity Operation | The module should be allowed to stand at 60°C,90%RH max | 60°C,90%RH 96hrs | 1,2 |
| Thermal shock resistance | The sample should be allowed stand the following 10 cycles of operation  | -30°C/85°C 10 cycles | 2 |
| Vibration test | Endurance test applying the vibration during transportation and using. | Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes | 3 |
| Static electricity test | Endurance test applying the electric stress to the terminal. | VS=±4KV(Contact), ±4KV (air), RS=330Ω CS=150pF 10 times | 4 |

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

Note4: Endurance test applying the electric stress to the finished product housing

12.Initial Code For Reference

```

void JD9165A_tft_config(void)
{
    // resolution
    TFT_CFG.Horizontal = 1024;
    TFT_CFG.Vertical = 600;

    TFT_CFG.HFP = 160;
    TFT_CFG.HBP = 136;
    TFT_CFG.HPW = 24;

    TFT_CFG.VFP = 12;
    TFT_CFG.VBP = 21;
    TFT_CFG.VPW = 2;
    TFT_CFG.PCLK = 51200;
    TFT_CFG.REFRESH_RATE = 60;

    // bmp address
    TFT_CFG.BMP_ADDR = 0x000000;

    // display chip
    TFT_CFG.SSD1963 = ssd1963_null;
    TFT_CFG.RA8876 = ra8876_initial;
    TFT_CFG.RA8877 = ra8877_null;
    TFT_CFG.SSD2828 = ssd2828_initial;

    // RA8876 OSC
    TFT_CFG.OSC_FREQ = 10;
    TFT_CFG.SCAN_FREQ = 51;
    TFT_CFG.CORE_FREQ = TFT_CFG.SCAN_FREQ * 2;
    TFT_CFG.DRAM_FREQ = TFT_CFG.CORE_FREQ;

    // RA8876 parameter
    TFT_CFG.RA8876_TFT_Panel_Output = TFT_24bits;
    TFT_CFG.HostDataBus_Width = Host_16bits_DataBus;
    TFT_CFG.Memory_Write_Direction = 0;
    TFT_CFG.MainImage_ColorDepth = COLOR_DEPTH_16BPP;
    TFT_CFG.synchronous_signals = Sync_Mode;
    TFT_CFG.PCLK_Inversion = RISING;
    TFT_CFG.AW_COLOR_DEPTH = COLOR_DEPTH_16BPP;

    // SSD2828 parameter
    TFT_CFG.HSYNC_POLARITY = LOW_ACTIVE;
    TFT_CFG.VSYNC_POLARITY = LOW_ACTIVE;
    TFT_CFG.LAUNCH_TYPE = RISING;
    TFT_CFG.ORDER = RGB;
    // mipi setting
    TFT_CFG.LANE = 4;
  }

```

```

TFT_CFG.DEPTH = bpp24;
TFT_CFG.LANE_SPEED = (uint64_t)TFT_CFG.PCLK * calc_bpp(TFT_CFG.DEPTH) /
TFT_CFG.LANE / 1000;

// Touch IC
TFT_CFG.TP = ILI2130;
TFT_CFG.FINGER = 5;
TFT_CFG.CTP_RES.XMIN = 0;
TFT_CFG.CTP_RES.XMAX = 16384;

TFT_CFG.CTP_RES.YMIN = 0;
TFT_CFG.CTP_RES.YMAX = 16384;

TFT_CFG.POINT_SIZE = 6;
}

void JD9165A_init_config(void)
{
    mipi_dsi_dcs_write_1P(0x30, 0x00);
    mipi_dsi_dcs_write_seq(0xF7, 0x49, 0x61, 0x02, 0x00);
    mipi_dsi_dcs_write_1P(0x30, 0x01);
    mipi_dsi_dcs_write_1P(0x04, 0x00); // R04h[2]SHLR ~ R04h[3]UPDN setting by H/W pin
    // mipi_dsi_dcs_write_1P(0x05, 0x01); // BIST_EN setting by register
    // mipi_dsi_dcs_write_1P(0x06, 0x41); // BIST mode ~ r_shlr=1
    mipi_dsi_dcs_write_1P(0x06, 0x01); // r_shlr=1
    mipi_dsi_dcs_write_1P(0x0B, 0x10);
    mipi_dsi_dcs_write_1P(0x1F, 0x05);
    mipi_dsi_dcs_write_1P(0x23, 0x3C);
    mipi_dsi_dcs_write_1P(0x30, 0x02);
    mipi_dsi_dcs_write_1P(0x03, 0x22);
    mipi_dsi_dcs_write_1P(0x04, 0x06);
    mipi_dsi_dcs_write_1P(0x05, 0x66);
    mipi_dsi_dcs_write_1P(0x06, 0x80);
    mipi_dsi_dcs_write_1P(0x08, 0x3C);

    mipi_dsi_dcs_write_seq(0x0B, 0x17, 0x1B, 0x03, 0x10, 0x11, 0x1F, 0x1D, 0x06, 0x08,
0x16, 0x03);
    mipi_dsi_dcs_write_seq(0x0C, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03,
0x03, 0x03);
    mipi_dsi_dcs_write_seq(0x0D, 0x05, 0x1A, 0x03, 0x10, 0x11, 0x1E, 0x1C, 0x07, 0x09,
0x0A, 0x03);
    mipi_dsi_dcs_write_seq(0x0E, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03,
0x03, 0x03);
    mipi_dsi_dcs_write_seq(0x0F, 0x0A, 0x1A, 0x03, 0x10, 0x11, 0x1C, 0x1E, 0x09, 0x07,
0x05, 0x03);
    mipi_dsi_dcs_write_seq(0x10, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03,
0x03, 0x03);
    mipi_dsi_dcs_write_seq(0x11, 0x16, 0x1B, 0x03, 0x10, 0x11, 0x1D, 0x1F, 0x08, 0x06,

```

```

0x17, 0x03);
    mipi_dsi_dcs_write_seq(0x12, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03,
0x03, 0x03);
    mipi_dsi_dcs_write_seq(0x13, 0x00, 0x00, 0x00, 0x00);
    mipi_dsi_dcs_write_seq(0x14, 0x00, 0x00, 0x00, 0x00);
    mipi_dsi_dcs_write_seq(0x15, 0x00, 0x00, 0x00, 0x00);
    mipi_dsi_dcs_write_1P(0x17, 0x40);
    mipi_dsi_dcs_write_1P(0x18, 0x82);
    mipi_dsi_dcs_write_1P(0x30, 0x06);
    mipi_dsi_dcs_write_seq(0x12, 0x3F, 0x29, 0x2B, 0x39, 0x26, 0x25, 0x26, 0x25, 0x23,
0x14, 0x29, 0x21, 0x17, 0x2A);
    mipi_dsi_dcs_write_seq(0x13, 0x3F, 0x29, 0x2B, 0x39, 0x26, 0x25, 0x26, 0x25, 0x23,
0x14, 0x29, 0x21, 0x17, 0x2A);
    mipi_dsi_dcs_write_1P(0x30, 0x07);
    mipi_dsi_dcs_write_1P(0x00, 0x06);
    mipi_dsi_dcs_write_1P(0x0D, 0x01);
    mipi_dsi_dcs_write_1P(0x30, 0x08);
    mipi_dsi_dcs_write_1P(0x01, 0xB4);
    mipi_dsi_dcs_write_1P(0x30, 0x0A);
    mipi_dsi_dcs_write_1P(0x02, 0x4F);
    mipi_dsi_dcs_write_1P(0x0B, 0x40);
    mipi_dsi_dcs_write_1P(0x10, 0x82); // Z 改反 Z
    mipi_dsi_dcs_write_1P(0x13, 0x20); // 0x3A->0x20(减小 debug-20 度显示竖纹)
    mipi_dsi_dcs_write_1P(0x30, 0x0D);
    mipi_dsi_dcs_write_1P(0x0D, 0x04);
    mipi_dsi_dcs_write_1P(0x10, 0x0B);
    mipi_dsi_dcs_write_1P(0x11, 0x0B);
    mipi_dsi_dcs_write_1P(0x12, 0x0B);
    mipi_dsi_dcs_write_1P(0x13, 0x0B);
    mipi_dsi_dcs_write_1P(0x30, 0x00);

    mipi_dsi_dcs_write_NP(0x11); // Sleep Out
    delay_ms(120);
    mipi_dsi_dcs_write_NP(0x29); // Display On
    delay_ms(50);
}
    
```

LCM Sample Estimate Feedback Sheet

Module Number : _____

1 、 Panel Specification :

| | | |
|----------------------------|-------------------------------|-------------------------------------|
| 1. Panel Type : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 2. View Direction : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 3. Numbers of Dots : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 4. View Area : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 5. Active Area : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 6. Operating Temperature : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 7. Storage Temperature : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 8. Others : | _____ | |

2 、 Mechanical Specification :

| | | |
|-----------------------------|-------------------------------|-------------------------------------|
| 1. PCB Size : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 2. Frame Size : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 3. Material of Frame : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 4. Connector Position : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 5. Fix Hole Position : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 6. Backlight Position : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 7. Thickness of PCB : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 8. Height of Frame to PCB : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 9. Height of Module : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 10. Others : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |

3 、 Relative Hole Size :

| | | |
|-----------------------------|-------------------------------|-------------------------------------|
| 1. Pitch of Connector : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 2. Hole size of Connector : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 3. Mounting Hole size : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 4. Mounting Hole Type : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 5. Others : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |

4 、 Backlight Specification :

| | | |
|---|-------------------------------|-------------------------------------|
| 1. B/L Type : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 2. B/L Color : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 3. B/L Driving Voltage (Reference for LED Type) : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 4. B/L Driving Current : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 5. Brightness of B/L : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 6. B/L Solder Method : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 7. Others : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |

>> Go to page 2 <<

Module Number : _____

5、Electronic Characteristics of Module :

| | | |
|-----------------------------|-------------------------------|-------------------------------------|
| 1.Input Voltage : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 2.Supply Current : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 3.Driving Voltage for LCD : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 4.Contrast for LCD : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 5.B/L Driving Method : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 6.Negative Voltage Output : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 7.Interface Function : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 8.LCD Uniformity : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 9.ESD test : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |
| 10.Others : | <input type="checkbox"/> Pass | <input type="checkbox"/> NG , _____ |

6、Summary :

Sales signature : _____

Customer Signature : _____

Date : / /