# Low-Power, 24-Bit ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

20-BIT EFFECTIVE RESOLUTION

- CURRENT CONSUMPTION: $90 \mu \mathrm{~A}$
- ANALOG SUPPLY: 2.5 V to 5.25 V
- DIGITAL SUPPLY: 1.8 V to 3.6 V
- $\pm 5 \mathrm{~V}$ DIFFERENTIAL INPUT RANGE
0.0002\% INL (TYP), 0.0008\% INL (MAX)
- SIMPLE 2-WIRE SERIAL INTERFACE
- SIMULTANEOUS 50Hz AND 60Hz REJECTION
- SINGLE CONVERSIONS WITH SLEEP MODE
- SINGLE-CYCLE SETTLING
- SELF-CALIBRATION
- WELL-SUITED FOR MULTICHANNEL SYSTEMS
- EASILY CONNECTS TO THE MSP430


## APPLICATIONS

- HAND-HELD INSTRUMENTATION
- PORTABLE MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- WEIGH SCALES


## DESCRIPTION

The ADS1244 is a 24-bit, delta-sigma Analog-to-Digital (A/D) converter. It offers excellent performance and very low power in an MSOP-10 package and is well suited for demanding high-resolution measurements, especially in portable and other space- and power-constrained systems.
A 3rd-order delta-sigma modulator and digital filter form the basis of the A/D converter. The analog modulator has a $\pm 5 \mathrm{~V}$ differential input range. The digital filter rejects both 50 Hz and 60 Hz signals, completely settles in one cycle, and outputs data at 15 samples per second.
A simple, 2-wire serial interface provides all the necessary control. Data retrieval, self-calibration, and Sleep Mode are handled with a few simple waveforms. When only single conversions are needed, the ADS1244 can be shut down (Sleep Mode) while idle between measurements to dramatically reduce the overall power dissipation. Multiple ADS1244s can be connected together to create a synchronously sampling multichannel measurement system. The ADS1244 is designed to easily connect to microcontrollers, such as the MSP430.

The ADS1244 supports 2.5 V to 5.25 V analog supplies and 1.8 V to 3.6 V digital supplies. Power is typically less than $270 \mu \mathrm{~W}$ in normal operation and less than $1 \mu \mathrm{~W}$ during Sleep Mode.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## DEMO BOARD ORDERING INFORMATION

| PRODUCT | DESCRIPTION |
| :--- | :--- |
| ADS1244-EVM | ADS1244 Evaluation Module |

## PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR ${ }^{(1)}$ | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1244 <br> " | $\begin{gathered} \text { MSOP-10 } \\ " \end{gathered}$ | $\begin{gathered} \text { DGS } \\ \text { " } \end{gathered}$ | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\overline{\mathrm{BHG}}$ | ADS1244IDGST ADS1244IDGSR | Tape and Reel, 250 <br> Tape and Reel, 2500 |

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

## PIN CONFIGURATION



## PIN DESCRIPTIONS

| PIN <br> NUMBER | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | GND | Analog and Digital Ground |
| 2 | VREFP | Positive Reference Input <br> 3 <br> 4 |
| 5 | VREFN | Negative Reference Input |
| 6 | AINP | Negative Analog Input <br> Positive Analog Input <br> 7 <br> 8 |
| DVDD | Analog Power Supply, 2.5V to 5.25V |  |
| DRDY/ | Digital Power Supply, 1.8V to 3.6V <br> Dual-Purpose Output: <br> Data Ready: Indicates valid data by going LOW. <br> Data Output: Outputs data, MSB first, on the first <br> rising edge of SCLK. <br> Serial Clock Input: Clocks out data on the rising <br> edge. Used to initiate calibration and Sleep Mode, <br> see text for more details. <br> System Clock Input: Typically 2.4576MHz |  |
| 10 | SCLK | CLK |

## ELECTRICAL CHARACTERISTICS

All specifications $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{AVDD}=5 \mathrm{~V}$, $\mathrm{DVDD}=+3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$, and $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS1244 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Input Voltage Range Absolute Input Range Differential Input Impedance | AINP - AINN <br> AINP, AINN with Respect to GND $\mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$ | GND - 0.1 | $\pm 2 \mathrm{~V}_{\text {REF }}$ <br> 5 | AVDD + 0.1 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{M} \Omega \end{gathered}$ |
| SYSTEM PERFORMANCE <br> Resolution <br> Data Rate <br> Integral Nonlinearity (INL) <br> Offset Error <br> Offset Error Drift(3) <br> Gain Error <br> Gain Error Drift ${ }^{(3)}$ <br> Common-Mode Rejection <br> Normal-Mode Rejection <br> Input Referred Noise <br> Analog Power-Supply Rejection <br> Digital Power-Supply Rejection | No Missing Codes $\mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$ <br> Differential Input Signal, End Point Fit $\begin{gathered} \text { at DC } \\ \mathrm{f}_{\mathrm{CM}}{ }^{(4)}=50 \pm 1 \mathrm{~Hz}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{CM}}=60 \pm 1 \mathrm{~Hz}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz} \\ \mathrm{f}_{\text {SII }}{ }^{(5)}=50 \pm 1 \mathrm{~Hz}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{SIG}}=60 \pm 1 \mathrm{~Hz}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz} \end{gathered}$ <br> at $D C, \triangle A V D D=5 \%$ <br> at DC, $\triangle \mathrm{DVDD}=5 \%$ | 24 $\begin{gathered} 90 \\ 100 \\ 100 \\ 60 \\ 70 \end{gathered}$ | $\begin{gathered} 15 \\ \pm 0.0002 \\ 1 \\ 0.01 \\ 0.005 \\ 0.5 \\ 130 \\ \\ \\ \\ 1 \\ 105 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 0.0008 \\ 10 \\ 0.02 \end{gathered}$ | Bits $\mathrm{sps}^{(1)}$ $\% \mathrm{FSR}^{(2)}$ ppm of FSR ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ dB dB dB dB dB ppm of $\mathrm{FSR}, \mathrm{rms}$ dB dB |
| VOLTAGE REFERENCE INPUT <br> Reference Input Voltage ( $\mathrm{V}_{\text {REF }}$ ) <br> Negative Reference Input (VREFN) <br> Positive Reference Input (VREFP) <br> Voltage Reference Impedance | $\begin{gathered} \mathrm{V}_{\mathrm{REF}} \equiv \mathrm{VREFP}-\mathrm{VREFN} \\ \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 0.5 \\ \text { GND }-0.1 \\ \text { VREFN + 0.5 } \end{gathered}$ | $2.5$ $1$ | $\begin{gathered} \text { AVDD }^{(6)} \\ \text { VREFP - } 0.5 \\ \text { AVDD }+0.1 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{M} \Omega \end{gathered}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Levels <br> $\mathrm{V}_{\mathrm{IH}}$ (CLK, SCLK) <br> $V_{\text {IL }}$ (CLK, SCLK) <br> $\mathrm{V}_{\mathrm{OH}}$ ( $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ ) <br> $\mathrm{V}_{\mathrm{OL}}$ ( $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ ) <br> Input Leakage (CLK, SCLK) <br> CLK Frequency ( $\mathrm{f}_{\mathrm{CLK}}$ ) <br> CLK Duty Cycle | $\begin{gathered} \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \\ 0<(\mathrm{CLK}, \mathrm{SCLK})<\mathrm{DVDD} \end{gathered}$ | 2.1 GND <br> 2.6 <br> 30 |  | $\begin{gathered} 5.25 \\ 0.9 \\ \\ 0.4 \\ \pm 10 \\ 6 \\ 70 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{MHz} \\ \% \end{gathered}$ |
| POWER SUPPLY <br> AVDD <br> DVDD <br> AVDD Current <br> DVDD Current <br> Total Power Dissipation | Sleep Mode $\mathrm{AVDD}=3 \mathrm{~V}$ $\mathrm{AVDD}=5 \mathrm{~V}$ <br> Sleep Mode, CLK Stopped <br> Sleep Mode, 2.4576MHz CLK Running $\begin{gathered} \mathrm{DVDD}=3 \mathrm{~V} \\ \mathrm{AVDD}=\mathrm{DVDD}=3 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 85 \\ & 90 \\ & 0.1 \\ & 1.3 \\ & 4.5 \\ & 270 \end{aligned}$ | $\begin{gathered} 5.25 \\ 3.6 \\ 1 \\ \\ 150 \\ \\ 5 \\ 10 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ |

NOTES: (1) sps = Samples Per Second. (2) FSR = Full-Scale Range $=4 \mathrm{~V}_{\text {REF. }}$ (3) Recalibration can reduce these errors to the level of the noise. (4) $\mathrm{f}_{\mathrm{CM}}$ is the frequency of the common-mode input. (5) $\mathrm{f}_{\text {SIG }}$ is the frequency of the input signal. (6) It will not be possible to reach the digital output full-scale code when $\mathrm{V}_{\text {REF }}>$ AVDD/2.

## TYPICAL CHARACTERISTICS

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+5 \mathrm{~V}, \mathrm{DVDD}=+3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$, and $\mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+5 \mathrm{~V}$, DVDD $=+3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$, and $\mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}$, unless otherwise specified.







## TYPICAL CHARACTERISTICS (Cont.)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{AVDD}=+5 \mathrm{~V}, \mathrm{DVDD}=+3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$, and $\mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}$, unless otherwise specified.






## OVERVIEW

The ADS1244 is an A/D converter comprised of a 3rd-order modulator followed by a digital filter. The modulator measures the differential input signal $\mathrm{V}_{\mathbb{I N}}=($ AINP - AINN $)$ against the differential reference $\mathrm{V}_{\text {REF }}=(\mathrm{VREFP}-\mathrm{VREFN})$. Figure 1 shows a conceptual diagram. The differential reference is scaled internally so that the full-scale input range is $\pm 2 \mathrm{~V}_{\text {REF }}$. The digital filter receives the modulator's signal and provides a low-noise digital output. The filter also sets the frequency response of the converter and provides 50 Hz and 60 Hz rejection while settling in a single conversion cycle. A 2-wire serial interface indicates conversion completion and provides the user with the output data.


FIGURE 1. Conceptual Diagram of the ADS1244.

## ANALOG INPUTS (AINP, AINN)

The input signal to be measured is applied to the input pins AINP and AINN. The ADS1244 accepts differential input signals, but can also measure unipolar signals. When measuring unipolar (or "single-ended" signals) with respect to ground, connect the negative input (AINN) to ground and connect the input signal to the positive input (AINP). Note that when the ADS1244 is used this way, only half of the converter's full-scale range is used since only positive digital output codes will be produced.
The ADS1244 measures the input signal using internal capacitors that are continuously charged and discharged. Figure 2 shows a simplified schematic of the ADS1244's input circuitry with Figure 3 showing the ON/OFF timings of the switches. $\mathrm{S}_{1}$ switches close during the input sampling phase. With $\mathrm{S}_{1}$ closed, $\mathrm{C}_{\mathrm{A} 1}$ charges to AINP, $\mathrm{C}_{\mathrm{A} 2}$ charges to AINN, and $C_{B}$ charges to (AINP - AINN). For the discharge phase, $S_{1}$ opens first and then $S_{2}$ closes. $C_{A 1}$ and $C_{A 2}$ discharge to approximately AVDD/2 and $\mathrm{C}_{\mathrm{B}}$ discharges to 0 V . This 2-phase sample/discharge cycle repeats with a frequency of $\mathrm{f}_{\mathrm{CLK}} / 128\left(19.2 \mathrm{kHz}\right.$ for $\left.\mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}\right)$.


FIGURE 2. Simplified Input Structure.


FIGURE 3. $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ Switch Timing for Figure 1.

The constant charging of the input capacitors presents a load on the inputs that can be represented by effective impedances. Figure 4 shows the input circuitry with the capacitors and switches of Figure 2 replaced by their effective impedances. These impedances scale inversely with $f_{\text {CLK }}$ frequency. For example, if $f_{\text {CLK's }}$ frequency is reduced by a factor of 2 , the impedances will double.


FIGURE 4. Effective Analog Input Impedances.

ESD diodes protect the inputs. To keep these diodes from turning on, make sure the voltages on the input pins do not go below GND by more than 100 mV , and likewise do not exceed AVDD by 100 mV : GND -100 mV < (AINP, AINN) < AVDD +100 mV .

## VOLTAGE REFERENCE INPUTS (VREFP, VREFN)

The voltage reference used by the modulator is generated from the voltage difference between VREFP and VREFN: $\mathrm{V}_{\text {REF }}=$ VREFP -VREFN . The reference inputs use a structure similar to that of the analog inputs. A simplified diagram of the circuitry on the reference inputs is shown in Figure 5. The switches and capacitors can be modeled with an effective impedance $=\left(\frac{t_{\text {SAMPLE }}}{2}\right) / 25 \mathrm{pF}=1 \mathrm{M} \Omega$ for $\mathrm{f}_{\text {CLK }}=2.4576 \mathrm{MHz}$.


FIGURE 5. Simplified Reference Input Circuitry.

ESD diodes protect the reference inputs. To prevent these diodes from turning on, make sure the voltages on the reference pins do not go below GND by more than 100 mV , and likewise do not exceed AVDD by 100 mV : GND $-100 \mathrm{mV}<($ VREFP, VREFN $)<$ AVDD +100 mV .
$V_{\text {REF }}$ is typically AVDD/2, but it can be raised as high as AVDD. When $\mathrm{V}_{\text {REF }}$ exceeds AVDD/2, it will not be possible to reach the full-scale digital output value corresponding to $\pm 2 \mathrm{~V}_{\text {REF }}$ since this would require the analog inputs to exceed the power supplies. For example, if $\mathrm{V}_{\mathrm{REF}}=\mathrm{AVDD}=5 \mathrm{~V}$, the positive full-scale signal is 10 V . The maximum positive input signal that can be supplied before the ESD diodes begin to turn on is when AINP $=5.1 \mathrm{~V}$ and $\operatorname{AINN}=-0.1 \mathrm{~V} \rightarrow \mathrm{~V}_{\text {IN }}=5.2 \mathrm{~V}$. Therefore, it will not be possible to reach the positive (or negative) full-scale readings in this configuration. The digital output codes will be limited to approximately one half of the entire range.
For best performance, bypass the voltage reference inputs with a $0.1 \mu \mathrm{~F}$ capacitor between VREFP and VREFN. Place the capacitor as close as possible to the pins.

## CLOCK INPUT (CLK)

This digital input supplies the system clock to the ADS1244. The recommended CLK frequency is 2.4576 MHz . This places the notches of the digital filter at 50 Hz and 60 Hz and sets the data rate at 15SPS. The CLK frequency can be increased to speed up the data rate, but the frequency notches will move in frequency proportionally. CLK must be left running during normal operation. It may be turned off during Sleep Mode to save power, but this is not required. The CLK input may be driven with 5V logic, regardless of the DVDD or AVDD voltage.

Minimize the overshoot and undershoot on CLK for the best analog performance. A small resistor in series with CLK (10 $\Omega$ to $100 \Omega$ ) can often help. CLK can be generated from a number of sources including stand-alone crystal oscillators and microcontrollers. The MSP430, an ultra low power microcontroller, is especially well suited for this task. Using the MSP430's FLL clock generator available on the 4xx family, it's easy to produce a 2.4576 MHz clock from a 32.768 kHz crystal.

## DATA READY/DATA OUTPUT ( $\overline{\text { DRDY/DOUT) }}$

This digital output pin serves two purposes. It indicates when new data is ready by going LOW. Afterwards, on the first rising edge of SCLK, the DRDY/DOUT pin changes function and begins outputting the conversion data, MSB first. Data is shifted out on each subsequent SCLK rising edge. After all 24 bits have been retrieved, the pin can be forced HIGH with an additional SCLK. It will then stay HIGH until new data is ready. This is useful when polling on the status of $\overline{\text { DRDY/DOUT to }}$ determine when to begin data retrieval.

## SERIAL CLOCK INPUT (SCLK)

This digital input shifts serial data out with each rising edge. As with CLK, this input may be driven with 5V logic regardless of the DVDD or AVDD voltage. There is hysteresis built into this input, but care should still be taken to ensure a clean signal. Glitches or slow rising signals can cause unwanted additional shifting. For this reason, it is best to make sure the rise-and-fall times of SCLK are less than 50 ns .

## FREQUENCY RESPONSE

The ADS1244's frequency response for $\mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}$ is shown in Figure 6. The frequency response repeats at multiples of 19.2 kHz . The overall response is that of a low-pass filter with a -3 dB cutoff frequency of 13.7 Hz . As can be seen, the ADS1244 does a good job attenuating out to 19 kHz . For the best resolution, limit the input bandwidth to below this value to keep higher frequency noise from affecting performance. Often a simple RC filter on the ADS1244's analog inputs is all that is needed.


FIGURE 6. Frequency Response.

To help see the response at lower frequencies, Figure 7 illustrates the response out to 180 Hz . Notice that both 50 Hz and 60 Hz signals are rejected. This feature is very useful for eliminating power line cycle interference during measurements. Figure 8 shows the ADS1244's response around these frequencies.


FIGURE 7. Frequency Response to 180 Hz .


FIGURE 8. Frequency Response Near 50 Hz and 60 Hz .

The ADS1244's data rate and frequency response scale directly with CLK frequency. For example, if $\mathrm{f}_{\text {CLK }}$ increases from 2.4576 MHz to 4.9152 MHz , the data rate increases from 15 sps to 30 sps while the notches in the response at 50 Hz and 60 Hz move out to 100 Hz and 120 Hz .

## SETTLING TIME

The ADS1244 has single-cycle settling. That is, the output data is fully settled after a single conversion-there is no need to wait for additional conversions before retrieving the data when there is a change on the analog inputs.
In order to realize single-cycle settling, synchronize changes on the analog inputs to the conversion beginning, which is indicated by the falling edge of $\overline{\text { DRDY/DOUT. For example, }}$ when using a multiplexer in front of the ADS1244, change the multiplexer's inputs when $\overline{\text { DRDY/DOUT goes LOW. Increas- }}$ ing the time between the conversion beginning and the change on the analog inputs ( $t_{\text {DELAY }}$ ) will result in a settling error in the conversion data, as shown in Figure 9. The settling error versus delay time is shown in Figure 10. If the input change is delayed to the point where the settling error is too high, simply ignore the first data result and wait for the second conversion which will be fully-settled.


FIGURE 10. Settling Error vs Delay Time.


FIGURE 9. Analog Input Change Timing.

## POWER-UP

Self-calibration is performed at power-up to minimize offset and gain errors. In order for the self-calibration at power-up to work properly, make sure that both AVDD and DVDD increase monotonically and are settled by $\mathrm{t}_{1}$, as shown in Figure 11. SCLK must be held LOW during this time. Once calibration is complete, $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ will go LOW indicating data is ready for retrieval. The time required before the first data is ready $\left(\mathrm{t}_{6}\right)$ depends on how fast AVDD and DVDD ramp to their final value $\left(\mathrm{t}_{1}\right)$. For most ramp rates, $\mathrm{t}_{1}+\mathrm{t}_{2} \approx 350 \mathrm{~ms}\left(\mathrm{f}_{\mathrm{CLK}}=2.4576 \mathrm{MHz}\right)$. If the system environment is not stable during power-up (the temperature is varying or the supply voltages are moving around), it is recommended that a self-calibration be issued after everything is stable.

## DATA FORMAT

The ADS1244 outputs 24 bits of data in Binary Two's Complement format. The Least Significant Bit (LSB) has a weight of $\left(2 \mathrm{~V}_{\mathrm{REF}}\right) /\left(2^{23}-1\right)$. A positive full-scale input pro-
duces an output code of $7 \mathrm{FFFFF}_{\mathrm{H}}$ and the negative full-scale input produces an output code of $800000_{\mathrm{H}}$. The output clips at these codes for signals exceeding full-scale. Table I summarizes the ideal output codes for different input signals.

| INPUT SIGNAL $\mathrm{V}_{\text {IN }}$ (AINP - AINN) | IDEAL OUTPUT CODE ${ }^{(1)}$ |
| :---: | :---: |
| $\geq+2 \mathrm{~V}_{\text {REF }}$ | $7 \mathrm{FFFFF}_{\mathrm{H}}$ |
| $\frac{+2 \mathrm{~V}_{\text {REF }}}{2^{23}-1}$ | $000001_{\mathrm{H}}$ |
| 0 | $000000_{\mathrm{H}}$ |
| $\frac{-2 \mathrm{~V}_{\text {REF }}}{2^{23}-1}$ | FFFFFF $_{\mathrm{H}}$ |
| $\leq-2 \mathrm{~V}_{\text {REF }}\left(\frac{2^{23}}{2^{23}-1}\right)$ | $800000_{\mathrm{H}}$ |
| NOTE: (1) Excludes effects of noise, INL, offset, and gain errors. |  |

TABLE I. Ideal Output Code versus Input Signal.


| SYMBOL | DESCRIPTION | MIN | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{1}{ }^{(1)}$ | AVDD and DVDD settling time. |  | 100 | ms |
| $\mathrm{t}_{2}{ }^{(1)}$ | Wait time for calibration and first data conversion. | 316 |  | ms |

NOTE: (1) Values given for $\mathrm{f}_{\text {CLK }}=2.4576 \mathrm{MHz}$. For different CLK frequencies, scale proportional to CLK period.

FIGURE 11. Power-Up Timing.

## DATA RETRIEVAL

The ADS1244 continuously converts the analog input signal. To retrieve data, wait until $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ goes LOW, as shown in Figure 12. After this occurs, begin shifting out the data by applying SCLKs. Data is shifted out Most Significant Bit (MSB) first. It is not required to shift out all the 24 bits of data, but the data must be retrieved before the new data is updated (see $t_{3}$ ) or else it will be overwritten. Avoid data
retrieval during the update period. $\overline{\text { DRDY/DOUT will remain }}$ at the state of the last bit shifted out until it is taken HIGH (see $\mathrm{t}_{7}$ ), indicating that new data is being updated.
To avoid having $\overline{\text { DRDY/DOUT remain in the state of the last }}$ bit, shift a 25th SCLK to force $\overline{\text { DRDY/DOUT HIGH, see }}$ Figure 13. This technique is useful when a host controlling the ADS1244 is polling $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ to determine when data is ready.


FIGURE 12. Data Retrieval Timing.


FIGURE 13. Data Retrieval with $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ Forced HIGH Afterwards.

## SELF-CALIBRATION

The user can initiate self-calibration at any time, though in many applications the ADS1244's drift performance is good enough that the self-calibration performing automatically at power-up is all that is needed. To initiate a self-calibration, apply at least two additional SCLKs after retrieving 24 bits of data. Figure 14 shows the timing pattern. The 25th SCLK will send $\overline{\text { DRDY/DOUT HIGH. The falling edge of the 26th SCLK }}$ will begin the calibration cycle. Additional SCLK pulses may be sent after the 26th SCLK, but try to minimize activity on SCLK during calibration for best results.

When the calibration is complete, $\overline{\mathrm{DRDY}} / \mathrm{DOUT}$ will go LOW indicating that new data is ready. There is no need to alter the analog input signal applied to the ADS1244 during calibration, the inputs pins are disconnected within the A/D converter and the appropriate signals applied internally automatically. The first conversion after a calibration is fully settled and valid for use. The time required for a calibration depends on two independent signals: the falling edge of SCLK and an internal clock derived from CLK. Variations in the internal calibration values will change the time required for calibration ( $\mathrm{t}_{9}$ ) within the range given by the MIN/MAX specs. $t_{12}$ and $t_{13}$ described in the next section are affected likewise.


FIGURE 14. Self-Calibration Timing.

## SLEEP MODE

Sleep Mode dramatically reduces power consumption (typically $<1 \mu \mathrm{~W}$ with CLK stopped) by shutting down all of the active circuitry. To enter Sleep Mode, simply hold SCLK HIGH after $\overline{\text { DRDY/DOUT goes LOW, as shown in Figure } 15 .}$ Sleep Mode can be initiated at any time during read back; it is not necessary to retrieve all 24 bits of data beforehand. Once $t_{11}$ has passed with SCLK held HIGH, Sleep Mode will activate. $\overline{\text { DRDY/DOUT stays HIGH once Sleep Mode begins. }}$ SCLK must remain HIGH to stay in Sleep Mode. To exit Sleep Mode ("wakeup"), set SCLK LOW. The first data after exiting Sleep Mode is valid. It is not necessary to stop CLK during Sleep Mode, but doing so will further reduce the digital supply current.

## Sleep Mode With Self-Calibration

Self-calibration can be set to run immediately after exiting Sleep Mode. This is useful when the ADS1244 is put in Sleep Mode for long periods of time and self-calibration is desired afterwards to compensate for temperature or supply voltage changes.

To force a self-calibration with Sleep Mode, shift 25 bits out before taking SCLK HIGH to enter Sleep Mode. Self-calibration will then begin after wakeup. Figure 16 shows the appropriate timing. Note the extra time needed after wakeup for calibration before data is ready. The first data after Sleep Mode with self-calibration is fully-settled and can be used.

## SINGLE CONVERSIONS

When only single conversions are needed, Sleep Mode can be used to start and stop the ADS1244. To make a single conversion, first enter the Sleep Mode holding SCLK HIGH. Now, when ready to start the conversion, take SCLK LOW. The ADS1244 will wake up and begin the conversion. Wait for $\overline{\text { DRDY/DOUT to go LOW, and then retrieve the data. }}$ Afterwards, take SCLK HIGH to stop the ADS1244 from converting and re-enter Sleep Mode. Continue to hold SCLK HIGH until ready to start the next conversion. Operating in this fashion greatly reduces power consumption since the ADS1244 is shut down while idle between conversions. Selfcalibrations can be performed prior to the start of the single conversions by using the waveform shown in Figure 16.


FIGURE 15. Sleep Mode Timing; Can be Used for Single Conversions.


FIGURE 16. Sleep Mode with Self-Calibration on Wakeup Timing; Can be Used for Single Conversions.

## SINGLE-SUPPLY OPERATION

It is possible to operate the ADS1244 with a single supply. For a 3V supply, simply connect AVDD and DVDD together. Figure 17 shows an example of the ADS1244 running on a single 5 V supply. An external resistor, R 1 , is used to drop 5 V supply down to a desired voltage level of DVDD. For example, if the desired DVDD supply voltage is 3 V and AVDD is 5 V , the value of R 1 should be:

$$
\mathrm{R} 1=(5 \mathrm{~V}-3 \mathrm{~V}) / 4.5 \mu \mathrm{~A} \approx 440 \mathrm{k} \Omega
$$

where $4.5 \mu \mathrm{~A}$ is a typical digital current consumption when DVDD $=3 \mathrm{~V}$ (refer to the typical characteristic "Digital Current vs Digital Supply"). A buffer on DRDY/DOUT can provide level-shifting if required.
DVDD can be set to a desired voltage by choosing a proper value of R1, but keep in mind that DVDD must be set between 1.8 V and 3.6 V . Note that the maximum logic HIGH output of $\overline{D R D Y} / D O U T$ is equal to DVDD, but both CLK and SCLK inputs can be driven with 5 V logic regardless of the DVDD or AVDD voltage. Use $0.1 \mu \mathrm{~F}$ capacitors to bypass both AVDD and DVDD.


FIGURE 17. Example of the ADS1244 Running on a Single 5V Supply.

## MULTICHANNEL SYSTEMS

Multiple ADS1244s can be operated in parallel to measure multiple input signals. Figure 18 shows an example of a 2-channel system. For simplicity, the supplies and reference circuitry were not included. The same CLK signal should be applied to all devices. To be able to synchronize the ADS1244s, connect the same SCLK signal to all devices as well. When ready to synchronize, place all the devices in Sleep Mode. Afterwards, "wakeup" and all the ADS1244s will be synchronized. That is, they will sample the input signals simultaneously.
The $\overline{\text { DRDY/DOUT outputs will go LOW at approximately the }}$ same time after synchronization. The falling edges indicating that new data is ready will vary with respect to each other no more than timing specification $\mathrm{t}_{14}$. This variation is due to posible differences in the ADS1244's internal calibration settings. To account for this when using multiple devices, either wait for $t_{14}$ to pass after seeing one device's
 gone LOW before retrieving data.


FIGURE 18. Example of Using Multiple ADS1244s in Parallel.

## WEIGH SCALE SYSTEM

Figure 19 shows an example of a weigh scale system. OPA1, OPA2, $R_{G}$, and $R_{F}$ form a differential gain stage to amplify the load cell output. The gain is equal to $\left(1+2 R_{F} / R_{G}\right)$. Depending on the load cell, the typical gain setting is from 100 to 250. $R_{l}$ and $C_{\mid}$form a single-pole low-pass filter to band-limit the
differential gain stage noise and reduce mechanical vibration noise from the load cell. The cutoff frequency of the low-pass filter should be as low as possible to minimize the overall system noise. The reference voltage is typically generated by dividing down the supply voltage ( $\mathrm{R}_{\mathrm{VR} 1}, \mathrm{R}_{\mathrm{VR} 2}$ ). Use a bypass capacitor located as close to VREFP as possible.


FIGURE 19. Weigh Scale System.


FIGURE 20. Summary of Serial Interface Waveforms.

## PACKAGE DRAWING

## DGS (S-PDSO-G10)



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
A. Falls within JEDEC MO-187

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1244IDGSR | ACTIVE | VSSOP | DGS | 10 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | BHG | Samples |
| ADS1244IDGSRG4 | ACTIVE | VSSOP | DGS | 10 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | BHG | Samples |
| ADS1244IDGST | ACTIVE | VSSOP | DGS | 10 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | BHG | Samples |
| ADS1244IDGSTG4 | ACTIVE | VSSOP | DGS | 10 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | BHG | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1244IDGSR | VSSOP | DGS | 10 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| ADS1244IDGST | VSSOP | DGS | 10 | 250 | 180.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1244IDGSR | VSSOP | DGS | 10 | 2500 | 367.0 | 367.0 | 35.0 |
| ADS1244IDGST | VSSOP | DGS | 10 | 250 | 210.0 | 185.0 | 35.0 |



## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.

