



PIC24F16KM204 FAMILY

PIC24F16KM204 Family Silicon Errata and Data Sheet Clarification

The PIC24F16KM204 family devices that you have received conform functionally to the current Device Data Sheet (DS30003030C), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).

The errata described in this document will be addressed in future revisions of the PIC24F16KM204 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (A1).

Data sheet clarifications and corrections start on [Page 5](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select *Programmer > Reconnect*.
 - b) For MPLAB X IDE, select *Window > Dashboard* and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value will appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC24F16KM204 family silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾		Part Number	Device ID ⁽¹⁾	Revision ID for Silicon Revision ⁽²⁾	
		A0	A1			A0	A1
PIC24FV16KM204	551Fh	0000h	0001h	PIC24F16KM204	551Eh	0000h	0001h
PIC24FV08KM204	5517h			PIC24F08KM204	5516h		
PIC24FV16KM104	550Fh			PIC24F16KM104	550Eh		
PIC24FV16KM202	551Bh			PIC24F16KM202	551Ah		
PIC24FV08KM202	5513h			PIC24F08KM202	5512h		
PIC24FV16KM102	550Bh			PIC24F16KM102	550Ah		
PIC24FV08KM102	5503h			PIC24F08KM102	5502h		
PIC24FV08KM101	5501h			PIC24F08KM101	5500h		

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of the configuration memory space. They are shown in hexadecimal in the format "DEVID DEVREV".

2: Refer to the "PIC24FXXKMXXX/KLXXX Flash Programming Specifications" (DS30000625) for detailed information on Device and Revision IDs for your specific device.

PIC24F16KM204 FAMILY

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾	
				A0	A1
A/D Converter	—	1.	Excessive current consumption under certain conditions.	X	X
A/D Converter	—	2.	Device Reset when sampling upper guardband input.	X	X
MCCP and SCCP	Triggered Operation	3.	TRSET bit does not function in retrigger operations.	X	X
MCCP and SCCP	Compare Mode	4.	Extra compare event occurs in One-Shot mode under certain conditions.	X	X
MCCP and SCCP	Compare Mode	5.	Output compare synchronization does not occur correctly for the first event.	X	X
MCCP and SCCP	Compare Mode	6.	Special Event Trigger postscaler does not work.	X	X
MCCP and SCCP	—	7.	Unexpected 32-bit timer rollover occurs under certain conditions.	X	X
Op Amp	—	8.	Op amp output and digital output drivers may cause bus conflict.	X	X
Reset	BOR	9.	Unexpected BOR events when BOR is disabled in Sleep mode.	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

PIC24F16KM204 FAMILY

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A1**).

1. Module: A/D Converter

When low-power operation is enabled (LPEN bit is set), the module may still consume high current (approximately 90 μ A) when the device is in Sleep mode and after the conversion is completed.

Work around

After conversions in Sleep mode are complete, wake the device and disable the module.

Affected Silicon Revisions

A0	A1						
X	X						

2. Module: A/D Converter

Sampling and converting the upper VDD guard-band rail input (AD1CHS<12:8> = 11100) may cause a device Reset. This can occur without regard to any other operating conditions.

Work around

Do not use the upper guardband input.

Affected Silicon Revisions

A0	A1						
X	X						

3. Module: MCCP and SCCP

In retrigger operation, setting the TRSET bit (CCPxSTATL<6>) may not properly cause a retrigger event. All other available trigger sources will cause a retrigger event as described.

Work around

If the TRSET bit must be used for retrigger operation, set the TRCLR bit (CCPxSTATL<5>) prior to setting the TRSET bit.

Affected Silicon Revisions

A0	A1						
X	X						

4. Module: MCCP and SCCP

In One-Shot Output Compare mode, an additional compare event may occur, causing an extra toggling of the OCx pin and an additional interrupt event. This occurs whenever the value of CCPxRA is 0000h, and after the trigger has been cleared and the CCPxTMR is reset.

Work around

A non-zero value of CCPxRA (e.g., 0001h) prevents the additional compare event.

Affected Silicon Revisions

A0	A1						
X	X						

5. Module: MCCP and SCCP

Output compare synchronization of the OCx pin to the module's selected time base (enabled when OENSYNC (CCPxCON2H<15>) = 1) may prevent output on the pin on the first time base period after enabling the module. After the first period, OCx pin events will appear correctly.

Work around

None.

Affected Silicon Revisions

A0	A1						
X	X						

6. Module: MCCP and SCCP

When the Special Event Trigger output is selected (CCPxCON1H = 1), the interrupt post-scaler setting, selected by CCPxCON1H<11:8>, has no effect. A Special Event Trigger will output on each compare match event.

Work around

None.

Affected Silicon Revisions

A0	A1						
X	X						

PIC24F16KM204 FAMILY

7. Module: M CCP and S CCP

The M CCP module may rollover at an incorrect time when all of the following conditions are met:

- The module is configured in 32-bit operation (T32 (CCPxCON1L<5>) = 1)
- The CCPxTMRH and CCPxPRH registers are initialized with the same value
- The CCPxTMRL register is initialized with a value higher than CCPxPRL
- The module is configured for a timer match with no external synchronization source (SYNC<4:0> (CCPxCON1H<4:0>) = 00000)

With the module configured this way, the M CCP module will clear the CCPxTMRH/L register pair and generate a timer rollover interrupt when CCPxTMRL rolls over from FFFFh to 0000h, regardless of the value of CCPxTMRH. The expected behavior would be to roll over only after reaching the expected timer rollover value of FFFFFFFFh.

For example, if the module is initialized with the following settings:

- CCPxTMRH = CCPxPRH = 1000h
- CCPxPRL = 0000h
- CCPxTMRL = 0001h

When the module is enabled, it will run until CCPxTMR = 1000FFFFh, then roll over to zero and generate an M CCP timer rollover interrupt.

Work around

None.

Affected Silicon Revisions

A0	A1						
X	X						

8. Module: Op Amp

When op amp modules are enabled, a bus conflict between the module's analog driver and the digital I/O driver may result, causing an unexpected voltage level and high-current consumption.

This is only seen when the TRISx bit associated with the OAxOUT pin is cleared. This results in the digital output driver being enabled and conflicting with the op amp's analog output driver.

Work around

When using an op amp module, ensure that the TRISx bit associated with the OAxOUT pin is set as an input (TRISx = 1) to disable the digital output driver.

Affected Silicon Revisions

A0	A1						
X	X						

9. Module: Reset

Under certain conditions, the device may improperly perform a Brown-out Reset upon wake-up from a Sleep mode. This has been observed under two conditions:

1. When the BOR is disabled in Sleep mode, BOREN<1:0> (FPOR<1:0>) = 10, a BOR may occur when the device wakes from Sleep, regardless of the supply voltage.
2. When the BOR is configured for software control (BOREN<1:0> = 01), the device enters and wakes from Sleep normally while the BOR is disabled in software, SBOREN (RCON<13>) = 0. However, if the BOR was disabled prior to entering Sleep mode and is subsequently enabled after waking from Sleep, a BOR may occur regardless of the supply voltage.

BOR functions normally when it is always enabled or disabled (BOREN<1:0> = 11 or 00).

Work around

Do not use Sleep mode when BOREN<1:0> = 10. If the BOR is to operate under software control, always enable the HLVD module, HLVDEN (HLVDCON<15>) = 1, before enabling the BOR in software (SBOREN = 1). This procedure activates the internal band gap reference and assures its stability for the BOR circuit.

Affected Silicon Revisions

A0	A1						
X	X						

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS30003030C):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: CTMU

Adds the following note to **24.1 Measuring Capacitance**:

Note: The ADC must be configured for 12-bit operation when used with the CTMU. 10-bit is not supported.

PIC24F16KM204 FAMILY

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (2/2013)

Initial release of this document; issued for Revision A0. Includes silicon issues 1-2 (A/D Converter) and 3-6 (MCCP and SCCP).

Rev B Document (9/2013)

Adds silicon issues 7 (MCCP and SCCP) and 8 (Op Amp) to Silicon Revision A0.

Adds data sheet clarification 1 (Memory Organization).

Rev C Document (3/2014)

Adds data sheet clarifications 2 (Electrical Characteristics), 3 (12-Bit A/D Converter with Threshold Detect) and 4 (Timer1).

Rev D Document (3/2015)

Adds silicon issue 9 (Reset) and data sheet clarifications 5 (Capture/Compare/PWM/Timer, MCCP and SCCP), 6 (Special Features), 7 (Master Synchronous Serial Port, MSSP), 8 (Real-Time Clock and Calendar, RTCC), 9 (Configurable Logic Cell), 10 (Electrical Characteristics) and 11-12 (Capture/Compare/PWM/Timer, MCCP and SCCP).

Rev E Document (7/2015)

Adds data sheet clarifications 13 (Pin Diagrams), 14 (Electrical Characteristics) and 15 (Packaging Information).

Rev F Document (1/2016)

Adds new silicon revision ID#: A1.

Rev G Document (7/2016)

Adds data sheet clarification 16 (Electrical Characteristics).

Rev H Document (8/2017)

Updates data sheet clarifications 5 (Capture/Compare/PWM/Timer (MCCP and SCCP)) and 16 (Electrical Characteristics), and adds data sheet clarifications 17 (Comparator Module), 18 (Capture/Compare/PWM/Timer (MCCP and SCCP)) and 19 (Capture/Compare/PWM/Timer (MCCP and SCCP)).

Rev J Document (3/2020)

Removes all data sheet clarifications since they have been addressed in the current data sheet (DS30003030C).

Rev K Document (11/2025)

Adds data sheet clarification 1 (CTMU).

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legal-information/microchip-trademarks>.

ISBN: 979-8-3371-2355-4

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.