## feATURES

- 2-Channel Ideal Diode OR'ing or Load Sharing
- Low Loss Replacement for PowerPath ${ }^{\text {TM }}$ OR'ing Diodes
- Fast Response Replacement for LTC4413
- Low Forward On-Resistance ( $140 \mathrm{~m} \Omega$ Max at 3.6 V )
- Low Reverse Leakage Current
- Low Regulated Forward Voltage (18mV Typ)
- Overvoltage Protection Sensor with Drive Output for an External P-Channel MOSFET (LTC4413-2 Only)
- 2.5 V to 5.5 V Operating Range
- 2.6A Maximum Forward Current
- Internal Current Limit Protection
- Internal Thermal Protection
- Status Output to Indicate if Selected Channel is Conducting
- Programmable Channel On/Off
- Low Profile ( 0.75 mm ) 10 -Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN Package


## APPLICATIONS

- Battery and Wall Adapter Diode OR'ing in Handheld Products
- Backup Battery Diode OR'ing
- Power Switching
- USB Peripherals
- Uninterruptable Supplies


## DESCRIPTIOn

The LTC ${ }^{\circledR} 4413$-1 and LTC4413-2 each contain two monolithic ideal diodes, each capable of supplying up to 2.6 A from input voltages between 2.5 V and 5.5 V . The ideal diodes use a $100 \mathrm{~m} \Omega$ P-channel MOSFET to independently connect INA to OUTA and INB to OUTB. During normal forward operation, the voltage drops across each of these diodes are regulated to as low as 18 mV . Quiescent current is less than $80 \mu \mathrm{~A}$ for diode currents up to 1 A . If either of the output voltages exceeds its respective input voltage, that MOSFET is turned off and less than $1 \mu \mathrm{~A}$ of reverse current flows from OUT to IN. Maximum forward current in each MOSFET is limited to a constant 2.6A and internal thermal limiting circuits protect the part during fault conditions. An internal overvoltage protection sensor detects when a voltage exceeds the LTC4413-2 absolute maximum voltage tolerance.
Two active-high control pins independently turn off the two ideal diodes contained within the LTC4413-1/LTC4413-2. When the selected channel is reverse biased, or the LTC4413-1/LTC4413-2 is put into low power standby, the status signal is pulled low by an $11 \mu \mathrm{~A}$ open drain.
The LTC4413-1/LTC4413-2 are housed in a 10 -lead 3 mm $\times 3 \mathrm{~mm}$ DFN package.
$\boldsymbol{\Sigma T}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. PowerPath is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

Automatic Switchover from a Battery to a Wall Adapter


STAT IS HIGH WHEN WALL ADAPTER IS
SUPPLYING LOAD CURRENT
OVP IS HIGH WHEN WALL ADAPTER VOLTAGE > 6V

Power Loss vs Load


## LTC4413-1/LTC4413-2

## ABSOLUTE MAXIMUM RATIOGS (Note 1)




## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC4413EDD-1\#PBF | LTC4413EDD-1\#TRPBF | LCPP | $10-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4413EDD-2\#PBF | LTC4413EDD-2\#TRPBF | LCPQ | $10-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LTC4413EDD-1 | LTC4413EDD-1\#TR | LCPP | $10-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC4413EDD-2 | LTC4413EDD-2\#TR | LCPQ | $10-$ Lead $(3 \mathrm{~mm} \times 3 \mathrm{~mm})$ Plastic DFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Notes 2,6)| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | Operating Supply Range for Channel A or B | $V_{\text {IN }}$ and/or $V_{\text {OUT }}$ Must be in This Range for Proper Operation | $\bullet$ | 2.5 |  | 5.5 | V |
| UVLO | UVLO Turn-On Rising Threshold | $\operatorname{Max}\left(\mathrm{V}_{\text {INA }}, \mathrm{V}_{\text {INB }}, \mathrm{V}_{\text {OUTA }}, \mathrm{V}_{\text {OUtB }}\right)$ | $\bullet$ |  |  | 2.45 | V |
|  | UVLO Turn-Off Falling Threshold | $\operatorname{Max}\left(\mathrm{V}_{\text {InA }}, \mathrm{V}_{\text {InB }}, \mathrm{V}_{\text {OUta }}, \mathrm{V}_{\text {OUtb }}\right.$ ) | $\bullet$ | 1.7 |  |  | V |
| $\mathrm{I}_{\text {QF }}$ | Quiescent Current in Forward Regulation, Measured via GND | $\begin{aligned} & \mathrm{V}_{\text {INA }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {INA }}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{INB}}=0 \mathrm{~V}, \\ & \mathrm{I}_{\text {INB }}=0 \mathrm{~mA} \text { (Note 3) } \end{aligned}$ | $\bullet$ |  | 40 | 58 | $\mu \mathrm{A}$ |
| $I_{\text {QRIN }}$ | Current Drawn from or Sourced into IN When $\mathrm{V}_{\text {OUT }}$ is Greater than $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5.5 \mathrm{~V}$ (Note 6) | $\bullet$ | -1 | 2.5 | 4.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QRGND }}$ | Quiescent Current While in Reverse Turn-Off, Measured via GND | $\begin{aligned} & V_{\text {INA }}=V_{\text {INB }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUTB }}=\mathrm{V}_{\text {OUTA }}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {STAT }}=0 \mathrm{~V} \end{aligned}$ |  |  | 28 | 36 | $\mu \mathrm{A}$ |
| 441312fd |  |  |  |  |  |  |  |
| $2$ |  |  |  |  |  |  | EAR |

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Notes 2, 6)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {QROUTB }}$ | Quiescent Current While in Reverse Turn-Off. Current Drawn from Vouta When OUTB Supplies Chip Power | $\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INB }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUTA }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUTB }}=5.5 \mathrm{~V}$ | $\bullet$ |  | 3.5 | 6.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {QOFF }}$ | Quiescent Current with Both ENBA and ENBB High | $\mathrm{V}_{\text {INA }}=\mathrm{V}_{\text {INB }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {ENBA }}=\mathrm{V}_{\text {ENBB }}=1 \mathrm{~V}$ | $\bullet$ |  | 28 | 38 | $\mu \mathrm{A}$ |
| VRT0 | Reverse Turn-Off Voltage (V $\mathrm{V}_{\text {OUT }}$ - $\mathrm{V}_{\text {IN }}$ ) | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | $\bullet$ | -5 |  | 10 | mV |
| $\mathrm{V}_{\text {FWD }}$ | Forward Voltage Drop ( $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ ) at $I_{\text {OUT }}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | $\bullet$ |  | 18 | 24 | mV |
| $\mathrm{R}_{\text {FWD }}$ | On-Resistance, R $\mathrm{R}_{\mathrm{FWD}}$ Regulation (Measured as $\Delta V / \Delta I$ ) | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}$ to $-500 \mathrm{~mA}($ Note 5) |  |  | 100 | 140 | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {ON }}$ | On-Resistance, $\mathrm{R}_{\text {ON }}$ Regulation (Measured as $\mathrm{V} / \mathrm{I}$ at $\mathrm{I}_{\mathrm{IN}}=1 \mathrm{~A}$ ) | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\mathrm{IN}}=1 \mathrm{~A}($ (Note 5) |  |  | 140 | 200 | $\mathrm{m} \Omega$ |
| $\mathrm{t}_{\mathrm{ON}}$ | PowerPath Turn-On Time | $V_{I N}=3.6 \mathrm{~V}$, from ENB Falling to $\mathrm{I}_{\text {OUT }}$ Ramp Starting |  |  | 11 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF }}$ | PowerPath Turn-Off Time | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, from ENB Rising with $\mathrm{I}_{\mathrm{IN}}=100 \mathrm{~mA}$ Falling to 0mA |  |  | 2 |  | $\mu \mathrm{s}$ |

## Short-Circuit Response

| $\mathrm{l}_{0}$ | Current Limit | $\mathrm{V}_{\text {INA OR B }}=3.6 \mathrm{~V}$ ( Note 5) | 1.8 |  | A |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {QOC }}$ | Quiescent Current While in Overcurrent Operation | $\mathrm{V}_{\text {INA OR B }}=3.6 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=1.8 \mathrm{~A}$ ( (Note 5) | 100 | 130 | $\mu \mathrm{A}$ |

## STAT Output

| $I_{\text {SOFF }}$ | STAT Off Current | Shut Down | $\bullet$ | -1 | 0 | 1 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\text {SON }}$ | STAT Sink Current | $\mathrm{V}_{\text {IN }}>\mathrm{V}_{\text {OUT }}, \mathrm{V}_{\text {CTL }}<\mathrm{V}_{\text {IL }}, \mathrm{T}_{\mathrm{J}}<135^{\circ} \mathrm{C}, \mathrm{I}_{\text {OUT }}<\mathrm{I}_{\text {MAX }}$ | $\bullet$ | 7 | 11 | 15 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\text {S(ON) }}$ | STAT Pin Current Turn-On Time | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, from ENB Falling |  | 1.8 | $\mu \mathrm{~S}$ |  |  |
| $\mathrm{I}_{\text {S(OFF) }}$ | STAT Pin Current Turn-Off Time | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, from ENB Rising |  | 0.8 | $\mu \mathrm{~S}$ |  |  |

## ENB Inputs

| $V_{\text {ENBIH }}$ | ENB Inputs Rising Threshold Voltage | $V_{\text {ENB }}$ Rising | $\bullet$ | 540 | 600 | mV |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {ENBIL }}$ | ENB Inputs Falling Threshold Voltage | $V_{\text {ENB }}$ Falling | $\bullet$ | 400 | 460 | mV |
| $V_{\text {ENBHYST }}$ | ENB Input Hysteresis | $V_{\text {ENBHYST }}=\left(V_{\text {ENBIH }}-V_{\text {ENBIL }}\right)$ |  | 90 | mV |  |
| $I_{\text {ENB }}$ | ENB Inputs Pull-Down Current | $V_{\text {OUT }}<V_{\text {IN }}=3.6 V, V_{\text {ENB }}<V_{\text {IL }}$ | $\bullet$ | 2 | 3 | 4 |

## OVI Input (LTC4413-2 Only)

| $\mathrm{V}_{\text {OVIH }}$ | OVI Input Rising Threshold Voltage | $\mathrm{V}_{\text {OVI }}$ Rising | 5.9 | 6.2 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OVIL }}$ | OVI Input Falling Threshold Voltage | $V_{\text {OVI }}$ Falling | 5.45 .6 |  | V |
| $\mathrm{V}_{\text {OVID }}$ | OVI-OVP Voltage Drop | $\mathrm{V}_{\text {OVI }}=8 \mathrm{~V}$, No Load at OVP | 100 |  | mV |
| Iovi | OVI Bias Current | $\mathrm{V}_{\text {OVI }}=8 \mathrm{~V}$ | 80 |  | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LTC4413-1/LTC4413-2 are guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$. Specifications over the $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ operating temperature range are assured by design, characterization and correlation with statistical process controls.
Note 3: Quiescent current increases with diode current: refer to plot of laf vs lout.

Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions.
Overtemperature protection will become active at a junction temperature greater than the maximum operating temperature. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
Note 5: Specification is guaranteed by correlation to wafer-level measurements.
Note 6: Unless otherwise specified, current into a pin is positive and current out of a pin is negative. All voltages referenced to GND.

## TYPICAL PERFORMANCE CHARACTERISTICS



441312 G01


441312 G02
$I_{0 C}$ vs Temperature


441312 G05


441312603



ENB Thresholds vs Temperature


ENB Hysteresis vs Temperature


## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS



## PIn fUnCTIOnS

INA (Pin1): Primary Ideal Diode Anode and Positive Power Supply for LTC4413-1/LTC4413-2. Bypass INA with a ceramic capacitor of at least $1 \mu$. (Series $1 \Omega$ snub resistors and higher valued capacitances are recommended when large inductances are in series with this input.) This pin can be grounded when not used. Limit slew rate on this pin to less than $2.5 \mathrm{~V} / \mu \mathrm{s}$.

ENBA (Pin 2): Enable Low for Diode A. Pull this pin high to shut down this power path. Tie to GND to enable. Refer to Table 1 for mode control functionality. This pin can be left floating, a weak $(3.5 \mu \mathrm{~A})$ pull-down internal to LTC4413-1/LTC4413-2 is included.

GND (Pin 3): Power Ground for the IC.
ENBB (Pin 4): Enable Low for Diode B. Pull this pin high to shut down this power path. Tie to GND to enable. Refer to Table 1 for mode control functionality. This pin can be left floating, a weak ( $3.5 \mu \mathrm{~A}$ ) pull-down internal to LTC4413-1/LTC4413-2 is included.

INB (Pin 5): Secondary Ideal Diode Anode and Positive PowerSupply for LTC4413-1/LTC4413-2. Bypass INB witha ceramic capacitor of at least $1 \mu$ F. (Series $1 \Omega$ snub resistors and higher valued capacitances are recommended when large inductances are in series with this input.) This pin can be grounded when not used. Limit slew rate on this pin to less than $2.5 \mathrm{~V} / \mu \mathrm{s}$.

OUTB (Pin 6): Secondary Ideal Diode Cathode and Output of the LTC4413-1/LTC4413-2. Bypass OUTB with a high ( $1 \mathrm{~m} \Omega \mathrm{~min}$ ) ESR ceramic capacitor of at least $4.7 \mu \mathrm{~F}$. This pin must be left floating when not in use. Limit slew rate on this pin to less than $2.5 \mathrm{~V} / \mu \mathrm{s}$.

OVP (Pin 7, LTC4413-2 Only): Drive Output for an External OVP Switch PMOS Transistor (To Inhibit Overvoltage Wall Adapter Voltages from Damaging Device.) During overvoltage conditions, this output will remain high so long as an overvoltage condition persists. This pin must be left floating when not in use.

OVI (Pin 8, LTC4413-2 Only): Sense Input for Overvoltage Protection Block. This pin can be left floating or grounded when not used.

STAT (Pin 9): Status Condition Indicator. Weak (11 $\mu \mathrm{A}$ ) pull-down current output. When terminated, high indicates diode conducting. Refer to Table 2 for the operation of this pin. This pin can also be left floating or grounded.

OUTA (Pin 10): Primary Ideal Diode Cathode and Output of the LTC4413-1/LTC4413-2. Bypass OUTA with a high ( $1 \mathrm{~m} \Omega \mathrm{~min}$ ) ESR ceramic capacitor of at least $4.7 \mu \mathrm{~F}$. This pin must be left floating when not in use. Limit slew rate on this pin to less than $2.5 \mathrm{~V} / \mu \mathrm{s}$.
Exposed Pad (Pin 11): Signal Ground. This pin must be soldered to PCB ground to provide both electrical contact to ground and good thermal contact to PCB.

## LTC4413-1/LTC4413-2

## BLOCK DIAGRAM



## OPERATION

The LTC4413-1/LTC4413-2 are described with the aid of the Block Diagram. Operation begins when the power source at $V_{\text {INA }}$ or $V_{\text {INB }}$ rises above the undervoltage lockout (UVLO) voltage of 2.4 V and the corresponding control pin ENBA or ENBB is low. If only the voltage at the $\mathrm{V}_{\text {INA }}$ pin is present, the internal power source $\left(V_{D D}\right)$ is supplied from the $V_{\text {INA }}$ pin. The amplifier (A) pulls a current proportional to the difference between $\mathrm{V}_{\text {INA }}$ and $\mathrm{V}_{\text {OUTA }}$ from the gate $\left(\mathrm{V}_{\text {GATEA }}\right)$ of the internal PFET (PA), driving this gate voltage below $\mathrm{V}_{\text {INA }}$. This turns on PA. As $\mathrm{V}_{\text {OUTA }}$ pulls up to a forward voltage drop ( $\mathrm{V}_{\text {FWD }}$ ) of 15 mV below $\mathrm{V}_{\text {INA }}$, the LTC4413 regulates $V_{G A T E A}$ to maintain the small forward voltage drop. The system is now in forward regulation and the load at $V_{\text {OUTA }}$ is powered from the supply at $\mathrm{V}_{\text {INA }}$. As the load current varies, $\mathrm{V}_{\text {GATEA }}$ is controlled to maintain $\mathrm{V}_{\text {FWD }}$ until the load current exceeds the transistor's (PA) ability to deliver the current as $\mathrm{V}_{\text {GATEA }}$ approaches GND. At this point, the PFET behaves as a fixed resistor, $R_{0 N}$, whereby the forward voltage increases slightly with increased load current. As the magnitude of $I_{\text {Out }}$ increases further, (such that $I_{\text {LOAD }}>I_{O C}$ ) the LTC4413-1/LTC4413-2 fixes the load current to the constant value $\mathrm{I}_{0 \mathrm{C}}$ to protect the device. The characteristics for parameters R RWD, $\mathrm{R}_{\mathrm{ON}}, \mathrm{V}_{\text {FWD }}$ and loc are specified with the aid of Figure 1, illustrating the LTC4413-1/LTC4413-2 forward voltage drop versus that of a Schottky.
If another supply is provided at $\mathrm{V}_{\text {INB }}$, the LTC4413-1/ LTC4413-2 likewise regulate the gate voltage on PB to
maintain the output voltage, $V_{\text {outb, }}$ just below the input voltage $\mathrm{V}_{\text {INB }}$. If this alternate supply, $\mathrm{V}_{\text {INB }}$, exceeds the voltage at $\mathrm{V}_{\text {INA }}$, the LTC4413-1/LTC4413-2 selects this input voltage as the internal supply ( $\mathrm{V}_{\mathrm{DD}}$ ). This second ideal diode operates independently of the first ideal diode function.

When an alternate power source is connected to the load at $V_{\text {OUTA }}$ (or $V_{\text {OUTB }}$ ), the LTC4413-1/LTC4413-2 sense the increased voltage at $\mathrm{V}_{\text {OUTA }}$, and amplifier A increases the voltage $V_{G A T E A}$, reducing the current through PA. When $V_{\text {OUTA }}$ is higher than $\mathrm{V}_{\text {INA }}+\mathrm{V}_{\text {RTO }}, \mathrm{V}_{\text {GATEA }}$ will be pulled up to $V_{D D}$, turning off PA. The internal power source for the LTC4413-1/LTC4413-2 (VDD) then diverts to draw current from the $\mathrm{V}_{\text {OUTA }}$ pin, only if $\mathrm{V}_{\text {OUTA }}$ is larger than $\mathrm{V}_{\text {INB }}$ (or $\left.V_{\text {OUtB }}\right)$. The system is now in the reverse turn-off mode. Power to the load is being delivered from an alternate supply, and only a small current ( $l_{\text {LEAK }}$ ) is drawn from or sourced to $\mathrm{V}_{\text {INA }}$ to sense the potential at $\mathrm{V}_{\text {INA }}$.
When the selected channel of the LTC4413-1/LTC4413-2 is in reverse turn-off mode or both channels are disabled, the STAT pin sinks $11 \mu \mathrm{~A}$ of current (Ison) if connected.
Channel selection is accomplished using the two ENB pins, ENBA and ENBB. When the ENBA input is asserted (high), PA has its gate voltage pulled to $V_{D D}$, turning off PA. A $3.5 \mu \mathrm{~A}$ pull-down current on the ENB pins ensures a low level at these inputs if left floating.


Figure 1. The LTC4413 vs the 1 N5817

## LTC4413-1/LTC4413-2

## operation

## Overcurrent and Short-Circuit Protection

During an overcurrent condition, the output voltage droops as the load current exceeds the amount of current that the LTC4413-1/LTC4413-2 can supply. At the time when an overcurrent condition is first detected, the LTC4413-1/ LTC4413-2 take some time to detect this condition before reducing the current to $\mathrm{l}_{0 c}$. For short durations after the output is shorted, until TOC, the current may exceed IOC. The magnitude of this peak short-circuit current can be large depending on the load current immediately before the short-circuit occurs. During overcurrent operation, the power consumption of the LTC4413-1/LTC4413-2 is large, and is likely to cause an overtemperature condition as the internal die temperature exceeds the thermal shutdown temperature.

## Overtemperature Protection

The overtemperature condition is detected when the internal die temperature increases beyond $150^{\circ} \mathrm{C}$. An overtemperature condition will cause the gate amplifiers (A and B) as well as the two P-channel MOSFETs (PA and PB ) to shut off. When the internal die temperature cools to below $140^{\circ} \mathrm{C}$, the amplifiers turn on and the LTC4413-1/LTC4413-2 reverts to normal operation. Note that prolonged operation under overtemperature conditions degrades reliability.

## Overvoltage Protection (LTC4413-2 Only)

An overvoltage condition is detected whenever the overvoltage input ( OVI ) pin is pulled above 6 V . The condition persists until the OVI voltage falls below 5.6V. The overvoltage protection (OVP) output is low unless an overvoltage condition is detected. If an overvoltage condition is present, the OVP output is pulled up to the voltage applied to the OVI input. This output signal can be used to enable or disable an external PFET that is placed between the input that is the source of the excessive voltage and the input to the LTC4413-2, thus eliminating the potential damage that may occur to the LTC4413-2 if its input voltage exceeds the absolute maximum voltage of 6 V . See the Applications Information section Dual Battery Load Sharing with Automatic Switchover to a Wall Adapter with

Overvoltage Protection for more information on using the overvoltage protection function within the LTC4413-2.

## Channel Selection and Status Output

Two active-high control pins independently turn off the two ideal diodes contained within the LTC4413-1/LTC4413-2, controlling the operation mode as described by Table 1. When the selected channel is reverse biased, or the LTC4413-1/LTC4413-2 is put into low power standby, the status signal indicates this condition with a low voltage.

Table 1. Mode Control

| ENB1 | ENB2 | STATE |
| :---: | :---: | :--- |
| Low | Low | Diode'OR NB: The Two Outputs are not Connected <br> Internal to the Device |
| Low | High | Diode A = ENABLED, Diode B = DISABLED |
| High | Low | Diode A = DISABLED, Diode B = ENABLED |
| High | High | All Off (Low Power Standby) |

The function of the STAT pin depends on the mode that has been selected. Table 2 describes the STAT pin output current, as a function of the mode selected as well as the conduction state of the two diodes.

Table 2. STAT Output Pin Function

| ENB1 | ENB2 | CONDITIONS | STAT |
| :---: | :---: | :--- | :--- |
| Low | Low | Diode A Forward Bias, <br> Diode B Forward Bias | $I_{\text {SNK }}=0 \mu \mathrm{~A}$ |
|  |  | Diode A Forward Bias, <br> Diode B Reverse Bias | $I_{\text {SNK }}=0 \mu \mathrm{~A}$ |
|  | Diode A Reverse Bias, <br> Diode B Forward Bias | $I_{\text {SNK }}=11 \mu \mathrm{~A}$ |  |
|  | Diode A Reverse Bias, <br> Diode B Reverse Bias | $I_{\text {SNK }}=11 \mu \mathrm{~A}$ |  |
| Low | High | Diode A Forward Bias, <br> Diode B Disabled | $I_{\text {SNK }}=0 \mu \mathrm{~A}$ |
|  | Diode A Reverse Bias, <br> Diode B Disabled | $I_{\text {SNK }}=11 \mu \mathrm{~A}$ |  |
| High | Low | Diode A Disabled, <br> Diode B Forward Bias | $I_{\text {SNK }}=0 \mu \mathrm{~A}$ |
|  | Diode A Disabled, <br> Diode B Reverse Bias | $I_{\text {SNK }}=11 \mu \mathrm{~A}$ |  |
| High | High | Diode A Disabled, <br> Diode B Disabled | $I_{\text {SNK }}=11 \mu \mathrm{~A}$ |

## APPLICATIONS InFORMATION

## Introduction

The LTC4413-1/LTC4413-2 are intended for power control applications that include low loss diode OR'ing, fully automatic switchover from a primary to an auxiliary source of power, microcontroller controlled switchover from a primary to an auxiliary source of power, load sharing between two or more batteries, charging of multiple batteries from a single charger and high side power switching.

## Dual Battery Load Sharing with Automatic Switchover to a Wall Adapter with Overvoltage Protection (LTC4413-2 Only)

An application circuit for dual battery load sharing with automatic switchover of load from batteries to a wall adapter is shown in Figure 2. When the wall adapter is not present, whichever battery has the higher voltage provides the load current until it has discharged to the voltage of the other battery. The load is shared between the two batteries according to the capacity of each battery. The higher capacity battery provides proportionally higher current to the load. When a wall adapter input is applied, the output voltage rises as the body diode in MP2 conducts. When the output voltage is larger than the battery voltages, the LTC4413 turns off and very little load current is drawn from the batteries. At this time, the STAT pin pulls down


Figure 2
the gate voltage of MP2, causing it to conduct. This status signal can be used to provide information as to whether the wall adapter (or BATB) is supplying the load current. If the wall adapter voltage exceeds the OVI trip threshold $\left(\mathrm{V}_{\text {OVIH }}\right)$ then the wall adapter is disconnected via the external PFET, MP1. The OVI voltage can be monitored (through a voltage divider if necessary) to determine if an overvoltage condition is present.

Capacitor C2 is required to dynamically pull up on the gate of PFET MP1 if a fast edge occurs at the wall adapter input during a hot plug. In the event that capacitor C2 (or the gate-to-source of MP1) is precharged below the OVI rising threshold. When a high voltage spike occurs, the OVP output cannot guarantee turning off MP1 before the load voltage exceeds the absolute maximum voltage for the LTC4413-2. This may occur in the event that the wall adapter suddenly steps from 5.5 V to a much higher value. In this case, a Zener diode is recommended to keep the output voltage to a safe level.

## Automatic PowerPath Control

Figure 3 illustrates an application circuit for microcontroller monitoring and control of two power sources. The microcontroller's analog inputs (perhaps with the aid of a resistor voltage divider) monitor each supply input and the LTC4413-1 status, and then commands the LTC4413-1 through the two ENBA/ENBB control inputs.


Figure 3

## APPLICATIONS InFORMATION

Automatic Switchover from a Battery to an Auxiliary
Supply, or a Wall Adapter with Overvoltage Protection
Figure 4 illustrates an application circuit where the LTC4413-2 is used to automatically switch over between a battery, an auxiliary power supply and a wall adapter. When the battery is supplying load current, OVP is at GND and STAT is high. If a higher supply is applied to AUX, the BAT will be disconnected from the load and the load is powered from AUX. When a wall adapter is applied, the body diode of MP2 forward biases. When the load voltage exceeds the AUX (or BAT) voltage, the LTC4413-2 senses this higher voltage and disconnects AUX (or BAT) from the load. At the same time it pulls the STAT voltage to GND, thereby turning on MP2. The load current is now supplied from the wall adapter. If the wall adapter voltage exceeds the OVI rising threshold, the OVP voltage rises and turns off MP1, disconnecting the wall adapter from the load. The output voltage collapses down to the AUX (or BAT) voltage and the LTC4413-2 reconnects the load to AUX (or BAT).


Figure 4

Capacitor C2 is required to dynamically pull up on the gate of MP1 if a fast edge occurs at the wall adapter input during a hot plug. If the wall adapter voltage is precharged when an overvoltage spike occurs, the OVP voltage may not discharge capacitor C2 in time to protect the output. In this event, a Zener diode is recommended to protect the output node until MP1 is turned off.

## Multiple Battery Charging

Figure 5 illustrates an application circuit for automatic dual battery charging from a single charger. Whichever battery has the lower voltage will receive the larger charging current until both battery voltages are equal, then both are charged. While both batteries are charging simultaneously, the higher capacity battery gets proportionally higher current from the charger. For Li-Ion batteries, both batteries achieve the float voltage minus the forward regulation voltage of 15 mV . This concept can apply to more than two batteries. The STAT pin provides information as to when the battery at OUTA is being charged. For intelligent control, the ENBA/ENBB input pins can be used with a microcontroller as shown in Figure 3.


Figure 5

## APPLICATIONS INFORMATION

## Automatic Switchover from a Battery to a Wall Adapter and Charger with Overvoltage Protection

Figure 6 illustrates the LTC4413-2 performing the function of automatically switching a load over from a battery to a wall adapter while controlling an LTC4059 battery charger. When no wall adapter is present, the LTC4413-2 connects the load at OUTA from the Li-Ion battery at INA. In this condition, the STAT voltage is high, thereby disabling the battery charger. If a wall adapter of a higher voltage than the battery is connected to MP1 (but below the OVI threshold), the load voltage rises as the second ideal diode conducts. As soon as the OUTA voltage exceeds the INA voltage, the BAT is disconnected from the load and the STAT voltage falls, turning on the LTC4059 battery charger and beginning a charge cycle. If a high voltage wall adapter is inadvertently attached above the OVI rising
threshold, the OVP pin voltage rises, disconnecting both the LTC4413-2 and the LTC4059 from potentially hazardous voltages. When this occurs, the load voltage collapses until it is below the BAT voltage causing the STAT voltage to rise, disabling the battery charger. At the same time, the LTC4413-2 automatically reconnects the battery to the load. One major benefit of this circuit is that when a wall adapter is present, the user may remove the battery and replace it without disrupting the load.
Capacitor C 2 is required to dynamically pull up on the gate of MP1 if a fast edge occurs at the wall adapter input during a hot plug. If the wall adapter voltage is precharged when an overvoltage spike occurs, the OVP voltage may not discharge capacitor C 2 in time to protect the output. In this event, a Zener diode is recommended to protect the output node until MP1 is turned off.


Figure 6

## LTC4413-1/LTC4413-2

## APPLICATIONS INFORMATION

## Soft-Start Overvoltage Protection

In the event that a low power external PFET is used for the external overvoltage protection device, care must be taken to limit the power dissipation in the external PFET. The operation of this circuit is identical to the "Automatic Switchover from a Battery to a Wall Adapter" application shown on the first page of this data sheet. Here, however, the ideal diode from INA to INB is disabled by pulling up on ENBA whenever an overvoltage condition is detected. This channel is turned-off using a resistor connected to OVP along with a 5.6 V Zener diode, ensuring the absolute maximum voltage at ENBA is not exceeded during
an overvoltage event. When the overvoltage condition ends, the OVP voltage drops slowly, depending on the gate charge of the external PFET. This causes the external PFET to linger in a high $\mathrm{R}_{\mathrm{DS}(0 \mathrm{O})}$ region where it can dissipate a significant amount of heat depending on the load current. To avoid dissipating heat in the external PFET, this application delays turning on the ideal diode from INA to OUTA, until the gate voltage of the external PFET drops below $\mathrm{V}_{\text {ENBIL }}$, where the external PFET should safely be out of the high $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ region. This soft-start scheme can be used on either channel of the LTC4413-2.


Figure 7

PACKAGE DESCRIPTION
DD Package
10-Lead Plastic DFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1699 Rev B)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS


NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WEED-2).

CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

## LTC4413-1/LTC4413-2

## TYPICAL APPLICATION

Automatic Switchover from a Battery to a Wall Adapter with Soft-Start Overvoltage Protection


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1558/LTC1559 | Backup Battery Controller with Programmable Output | Adjustable Backup Voltage from 1.2V NiCd Button Cell, Includes Boost Converter |
| LTC1998 | $2.5 \mu \mathrm{~A}, 1 \%$ Accurate Programmable Battery Detector | Adjustable Trip Voltage/Hysteresis, ThinSOTTM |
| LTC4054 | 800mA Standalone Linear Li-Ion Battery Charger with Thermal Regulation in ThinSOT | No External MOSFET, Sense Resistor or Blocking Diode Required, Charge Current Monitor for Gas Guaging, C/10 Charge Termination |
| LTC4350 | Hot Swappable Load Share Controller | Allows N + 1 Redundant Supply, Equally Loads Multiple Power Supplies Connected in Parallel |
| LTC4411 | 2.6A Low Loss Ideal Diode in ThinSOT | No External MOSFET, Automatic Switching Between DC Sources, Simplified Load Sharing |
| LTC4412/LTC4412HV | PowerPath Controller in ThinSOT | More Efficient than Diode OR'ing, Automatic Switching Between DC Sources, Simplified Load Sharing, $3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 28 \mathrm{~V}, 3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 36 \mathrm{~V}$ (HV) |
| LTC4413 | Dual 2.6A, 2.5V to 5.5V, Ideal Diodes in 3mm $\times 3 \mathrm{~mm}$ DFN | Lower Quiescent Current with Slower Response Time |
| LTC4414 | 36V, Low Loss PowerPath Controller for Large PFETs | Drives Large $Q_{G}$ PFETs, Very Low Loss Replacement for Power Supply O'Ring Diodes, 3.5V to 36V AC/DC Adapter Voltage Range, 8-Lead MSOP Package |

ThinSOT is a trademark of Linear Technology Corporation.

